Advance Information

MPC7410RXPCPNS/D Rev. 1, 10/2002

MPC7410 Part Number Specification for the MPC7410RXnnnPC Series





Motorola Part Numbers Affected:

XPC7410RX400PC XPC7410RX450PC XPC7410RX500PC XPC7410RX550PC This document describes part number specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC7410 Hardware Specifications* (order #: MPC7410EC/D).

Specifications provided in this Part Number Specification supersede those in the *MPC7410 Hardware Specifications*, for the part numbers listed in Table A only, specifications not addressed herein are unchanged. This document is frequently updated. Therefore, contact your Motorola sales office for the latest version.

Part numbers addressed in this document are listed in Table A. For more detailed ordering information see, Table 17.

Table A. Part Numbers Addressed by this Data Sheet

Motorola Part	Operat	ing Condition	s	Significant Differences from Hardware		
Number	CPU Frequency	Vdd	T _J (°C)	Specification		
XPC7410RX400PC	400 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 400Mhz frequency		
XPC7410RX450PC	450 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 450Mhz frequency		
XPC7410RX500PC	500 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 500Mhz frequency		
XPC7410RX550PC	550 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 550Mhz frequency		

Notes:

The X prefix in a Motorola PowerPC part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

1.2 Features

There are no changes to the features of the MPC7410 described in the MPC7410 Hardware Specifications (MPC7410EC/D).

1.4.1 DC Electrical Characteristics

Table 3 provides the recommended operating conditions for the MPC7410 part numbers described herein.

Table 3. Recommended Operating Conditions

Charact	teristic	Symbol	Recommended Value	Unit
Core supply voltage		Vdd	2.0V±50mV	V
PLL supply voltage		AVdd	2.0V±50mV	V
L2 DLL supply voltage		L2AVdd	2.0V±50mV	V
Processor bus supply voltage	BVSEL = 1 or BVSEL = HRESET	OVdd	2.5V±125mV	V
	BVSEL = GND	OVdd	1.8V±90mV	V
L2 bus supply voltage	L2VSEL = 1 or L2VSEL = HRESET	L2OVdd	2.5V±125mV	V
	L2VSEL = GND	L2OVdd	1.8V±90mV	V

Table 3. Recommended Operating Conditions (continued)

Ch	aracteristic	Symbol	Recommended Value	Unit
Input voltage	Processor bus	V _{in}	GND to OVdd	V
	L2 Bus	V _{in}	GND to L2OVdd	V
	JTAG Signals	V _{in}	GND to OVdd	V
Die-junction temper	rature	T _j	0-65	°C

Note: These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 6 provides the power consumption for the MPC7410 part at the frequencies described herein.

Table 6. Power Consumption for MPC7410

	Processor (CPU) Frequency	Processor (CPU) Frequency	Unit	Notes	
	400Mhz	500Mhz			
Full-On Mode		l	1		
Typical	6	7	W	1, 3,	
Maximum	12	14	W	1, 2, 4	
Doze Mode		•			
Maximum	4	5	W	1, 2	
Nap Mode		,			
Maximum	2.0	2.25	W	1, 2	
Sleep Mode			•		
Maximum	2.0	2.25	W	1, 2	
Sleep Mode—PLL and DL	L Disabled	!		•	
Typical	0.5	0.5	W	1, 3	
Maximum	2.0	2.0	W	1, 2	

Notes:

- 1. These values apply for all valid processor bus and L2 bus ratios. The values do not include I/O Supply Power (OVdd and L2OVdd) or PLL/DLL supply power (AVdd and L2AVdd). OVdd and L2OVdd power is system dependent, but is typically <10% of Vdd power. Worst case power consumption for AVdd = 15 mw and L2AVdd = 15 mW.</p>
- 2. Maximum power is measured at Vdd = 2.2V while running an entirely cache-resident, contrived sequence of instructions which keep the execution units, including AltiVec, maximally busy.
- 3. Typical power is an average value measured at Vdd = AVdd = L2AVdd = 2.15V, OVdd = L2OVdd = 2.5V in a system while running a codec application that is AltiVec intensive.
- These values include the use of Altivec. Without Altivec operation, estimate a 25% decrease.

1.4.2.1 Clock AC Specifications

Table 7 provides the additional clock AC timing specifications described in this Part Number Specification. Refer to the *MPC7410 Hardware Specification* for the remaining frequencies.

Table 7. Clock AC Timing Specifications

At recommended operating conditions (See Table 3)

Characteristic	Symbol	400	MHz	450	MHz	500	MHz	550	MHz	Unit	Notes
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oiiit	
Processor frequency	f _{core}	300	400	300	450	300	500	300	550	MHz	
VCO frequency	f _{VCO}	600	800	600	900	600	1000	600	1100	MHz	
SYSCLK frequency	f _{SYSCLK}	33	100	33	100	33	100	33	100	MHz	1
SYSCLK cycle time	tsysclk	10	30	10	30	10	30	10	30	ns	
SYSCLK rise and	t _{KR} & t _{KF}		1.0	_	1.0	_	1.0		1.0	ns	2
fall time			0.5	_	0.5	_	0.5		0.5	ns	3
SYSCLK duty cycle measured at OVdd/2	t _{KHKL} /t _{SYS} CLK	40	60	40	60	40	60	40	60	%	4
SYSCLK jitter			±150	_	±150	_	±150		±150	ps	5
Internal PLL relock time		_	100	_	100	_	100	_	100	μs	6

Note:

See general hardware specification.

1.4.2.2 Processor Bus AC Specifications

Table 8 provides the processor bus AC timing specifications for the MPC7410 part described in this Part Number Specification.

Table 8. Processor Bus AC Timing Specifications

At $Vdd=AVdd=2.0V\pm50mV$; $0 \le Tj \le 65^{\circ}C$, $OVdd=2.5V\pm0.125V$ and $OVdd=1.8V\pm0.090V$, 60X bus at 100MHz

Parameter	Symbol		50, 500, Mhz	Unit	Notes
		Min	Max		
Mode select input setup to HRESET	t _{MVRH}	8	_	t sysclk	2,3,4,5
HRESET to mode select input hold	t _{MXRH}	0	_	ns	2,3,5
Setup Times: Address/Transfer Attribute Transfer Start (TS) Data/Data Parity ARTRY/SHDO/SHD1 All Other Inputs Input Hold Times: Address/Transfer Attribute	t _{AVKH} t _{TSVKH} t _{DVKH} t _{ARVKH} t _{IVKH}	1.4 1.4 1.4 1.4 1.4	_ _ _ _ _	ns	10 6 7 8 11 6
Transfer Start (TS) Data/Data Parity ARTRY/SHD0/SHD1 All Other Inputs	taxkh ttsxkh tdxkh tarxkh tixkh	0 0 0 0	_ _ _ _		7 - 8
Valid Times: Address/Transfer Attribute TS, ABB, DBB Data Data Parity ARTRY/SHD0/SHD1 All Other Outputs	^t KHAV tKHTSV tKHDV tKHDPV tKHARV tKHOV		3.0 3.0 3.5 3.5 2.3 3.0	ns	12 6 7 7 9
Output Hold Times: Address/Transfer Attribute TS, ABB, DBB Data/Data Parity ARTRY/SHD0/SHD1 All Other Outputs	t _{KHAX} t _{KHTSX} t _{KHDX} t _{KHARX} t _{KHOX}	0.75 0.75 0.6 0.75 0.75	_ _ _ _	ns	13 6 7 - 9
SYSCLK to Output Enable	t _{KHOE}	0.5	_	ns	14
SYSCLK to Output High Impedance (all except TS, ABB/AMON(0), ARTRY/SHD, DBB/DMON(0)	t _{KHOZ}	_	3.5	ns	15
SYSCLK to TS, ABB/AMON(0), DBB/DMON(0) High Impedance after precharge	t _{KHABPZ}	_	1.0	t sysclk	4,15, 16,17
Maximum Delay to ARTRY/SHD0/SHD1 Precharge	t _{KHARP}	_	1	t _{sysclk}	4,17
SYSCLK to ARTRY/SHD0/SHD1 High Impedance After Precharge	t _{KHARPZ}	_	2	t sysclk	4,17

Note:

See general hardware specification.

1.4.2.3 L2 Clock AC Specifications

Table 9 provides the L2CLK Output AC Timing Specifications for the MPC7410 part described in this Part Number Specification

Table 9. L2CLK Output AC Timing Specifications

At recommended operating conditions (See Table 3)

Parameter	Symbol	400 MHz		450 MHz		500 MHz		550 MHz		Unit	Notes
i arameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oille	Notes
L2CLK frequency	f _{L2CLK}	150	200	150	225	150	250	150	275	MHz	1
L2CLK cycle time	t _{L2CLK}	5	6.67	4.4	6.67	4	6.67	3.6	6.67	ns	
L2CLK duty cycle	t _{CHCL} / t _{L2CLK}	5	50	5	50	5	50	5	0	%	2
Internal DLL-relock time		640	_	640	_	640	_	640	_	L2CLK	4
DLL capture window			±200		±200		±200		±200	ns	5

Note:

See general hardware specification.

1.4.2.4 L2 Bus AC Specifications

Table 10 provides the L2 Bus Interface AC Timing Specifications for the frequencies described in this Part Number Specification.

Table 10. L2 Bus Interface AC Timing Specifications

 $At \ Vdd = AVdd = 2.05 \ V \pm 50 \ mV; \ 0 \le Tj \le 65 \ ^{\circ}C, \ L2OVdd = 2.5 \ V \pm 0.125 \ V \ and \ L2OVdd = 1.8 \ V \pm 0.090 \ V \ AVdd = 1.8 \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ V \ AVdd = 1.8 \ AVdd = 1.8 \ V \ AVdd = 1.8 \ AVdd$

Parameter	Symbol	400 MHz		450 MHz		500 MHz		550 MHz		⊑	No
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	otes
L2SYNC_IN rise and fall time	t _{L2CR} & t _{L2CF}	_	1.0	_	1.0	_	1.0	_	1.0	ns	1
Setup Times: Data and parity	t _{DVL2CH}	1.5	_	1.375	_	1.250	_	1.125	_	ns	2
Input Hold Times: Data and parity	t _{DXL2CH}	_	0.0	_	0.0	_	0.0	_	0.0	ns	2

Table 10. L2 Bus Interface AC Timing Specifications (continued)

At Vdd=AVdd=L2AVdd= $2.05V\pm50mV$; $0 \le Tj \le 65^{\circ}C$, L2OVdd = $2.5V\pm0.125V$ and L2OVdd = $1.8V\pm0.090V$

Parameter	Symbol	400 I	MHz	450	MHz	500 I	ИНz	550	MHz	⊑	Notes
rarameter	Cymbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	tes
Valid Times:	t _{L2CHOV}									ns	3,4
All outputs when L2CR[14-15] = 00		-	2.5	-	2.375	-	2.25	-	2.05		
All outputs when L2CR[14-15] = 01		-	TBD	-	TBD	-	TBD	-	TBD		
All outputs when L2CR[14-15] = 10		-	TBD	-	TBD	-	TBD	-	TBD		
All outputs when L2CR[14-15] = 11		-	TBD	-	TBD	-	TBD	-	TBD		
Output Hold Times	t _{L2CHOX}									ns	3
All outputs when L2CR[14-15] = 00		0.6	-	0.55	-	0.5	-	0.45	-		
All outputs when L2CR[14-15] = 01		TBD	-	TBD	-	TBD	-	TBD	-		
All outputs when L2CR[14-15] = 10		TBD	-	TBD	-	TBD	-	TBD	-		
All outputs when L2CR[14-15] = 11		TBD	-	TBD	-	TBD	-	TBD	-		
L2SYNC_IN to high impedance	t _{L2CHOZ}									ns	
All outputs when L2CR[14-15] = 00		-	2.0	-	2.0	-	2.0	-	2.0		
All outputs when L2CR[14-15] = 01		-	2.5	-	2.5	-	2.5	-	2.5		
All outputs when L2CR[14-15] = 10		-	3.0	-	3.0	-	3.0	-	3.0		
All outputs when L2CR[14-15] = 11		1	3.5	-	3.5	1	3.5	-	3.5		

Note:

See general hardware specification.

1.9 Document Revision History

Table Table 16. provides a revision history for this Part Number Specification.

Table 16. Document Revision History

Document Revision	Substantive Changes
Rev 0	Initial Release
Rev 1	Minor reformatting.
	Section 1.10.1 - added Table 17, Part Marking Nomenclature

1.10 Ordering Information

1.10.1 Part Numbers Addressed by this Specification

Table 17 provides the ordering information for the MPC7410 part described in this document.

Table 17. Part Marking Nomenclature


MPC 7410 RX xxx x x

Product Code	Part Identifier	Package	Processor Frequency ¹	Application Modifier	Revision Level
XPC	7410	RX = CBGA	450 500 550	P: 2.0 V ± 50 mV 0 to 65 °C	C: 1.2; PVR = 800C 1102

Notes:

1.10.3 Part Marking

Parts are marked as the example shown in Figure 26.



Notes:

nnn is the speed grade of the part MMMMMM is the 6-digit mask number ATWLYYWWA is the traceability code

BGA

CCCCC is the country of assembly (this space is left blank if parts are assembled in the United States)

Figure 26. Motorola Part Marking for BGA Device

^{1.} Processor core frequencies supported by parts addressed by this specification only. Parts addressed by other specifications may support other maximum core frequencies.

^{2.} The X prefix in a Motorola PowerPC part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

OI		1£	:
Ora	erina	∣ Inform	nation

Ordering Information

_					4.
()	rd	erina	a Int	റrm	ation

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre, 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

http://www.motorola.com/semiconductors

DOCUMENT COMMENTS:

FAX (512) 933-2625 Attn: RISC Applications Engineering Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. © Motorola, Inc. 2002