

Product Brief

MPC561PB/D
Rev. 2, 2/2003

MPC561/MPC563
Product Brief



This document provides an overview of the MPC561/MPC563 microcontroller, including a block diagram showing the major modular components, sections that list the major features, and differences between the MPC561/MPC563 and the MPC555. The MPC561, MPC562, MPC563, and MPC564 devices are members of the Motorola MPC500 RISC Microcontroller family. The parts herein will be referred to only as MPC561/MPC563 unless specific parts need to be referenced.

Table 1. MPC56x Family Features

Device	Flash	Code Compression
MPC561	None	Code compression not supported
MPC562	None	Code compression supported
MPC563	512 Kbytes	Code compression not supported
MPC564	512 Kbytes	Code compression supported

1 Introduction

The MPC561/MPC563 devices offer the following features:


- 32-bit single issue PowerPC™ core
- Unified system integration unit (USIU) with a flexible memory controller and enhanced interrupt controller (EIC)
- 64-bit floating-point unit (FPU)
- 512-Kbytes of Flash EEPROM memory (available on the MPC563 only)
 - Typical endurance of 100,000 write/erase cycles @ 25°C
 - Typical data retention of 100 years @ 25°C
- 32-Kbytes of static RAM in one CALRAM module, configured as
 - 28-Kbyte normal access only array
 - 4-Kbyte normal access or overlay access array (eight 512-byte regions)
- Two time processing units (TPU3) with one 8-Kbyte dual port TPU RAM (DPTRAM)
- One 22-timer channel modular I/O system (MIOS14)
- Three TouCAN modules (TouCAN A, TouCAN B, TouCAN C)
- Two enhanced queued analog systems (QADC64E)

Block Diagram

- One queued serial multi-channel module (QSMCM), which contains one queued serial peripheral interface (QSPI) and two serial controller interfaces (SCI/UART)
- One peripheral pin multiplexing module (PPM) with a parallel to serial driver
- Debug features:
 - Nexus debug port (Level 3)
 - Background debug mode (BDM)
 - IEEE1194.1 compliant interface (JTAG)
- Plastic ball grid array (PBGA) packaging
 - 388 ball PBGA
 - 27 mm x 27 mm body size
 - 1.0 mm ball pitch
- 40-MHz / 56-MHz / 66-MHz operation
- -40°C–125°C, -40°C–85°C
- Two power supplies
 - 5-V I/O (5.0 ± 0.25 V)
 - 2.6 ± 0.1 -V external bus with a 5-V tolerant I/O system
 - 2.6 ± 0.1 -V internal logic
 - IRAMSTBY on-chip voltage regulator

1.1 Block Diagram

Figure 1 is a block diagram of the MPC561/MPC563.



*NOTE: Available on MPC563 only.

Figure 1. MPC561/MPC563 Block Diagram

1.2 Key Features

The MPC561/MPC563 key features are explained in the following sections.

1.2.1 High Performance CPU System

- Fully static design
- Four major power saving modes
 - On, doze, sleep, deep-sleep, and power-down

Key Features

1.2.1.1 RISC MCU Central Processing Unit (RCPU)

- 32-bit single issue PowerPC core
- Precise exception model
- 64-bit floating point unit (FPU)
- Code compression supported on MPC562/MPC564
 - Reduces usage of internal/external Flash memory (up to 50% for code)
 - The code compression feature is optimized for automotive (non-cached) applications
- Extensive system development support
 - On-chip watchpoints and breakpoints
 - Program flow tracking

1.2.1.2 MPC500 System Interface (USIU)

- System configuration and protection features:
 - Periodic-interrupt timer
 - Bus monitor
 - Software watchdog timer
 - Real-time clock (RTC)
 - PPC decrementer
 - Time base
- Clock synthesizer
- Power management
- Reset controller
- External bus interface that tolerates 5-V inputs, provides 2.6-V outputs, and supports multiple-master designs
- Enhanced interrupt controller that supports up to eight external and 40 internal interrupts, simplifies the interrupt structure, and decreases interrupt processing time
- USIU supports dual mapping to map part of one internal/external memory to another external memory
- External bus, supporting non-wraparound burst for instruction fetches, with up to 8 instructions per memory cycle

1.2.1.3 Burst Buffer Controller (BBC) Module

- Support for enhanced interrupt controller (EIC)
- Support for enhanced exception table relocation feature
- Branch target buffer
- Contains 2 Kbytes of decompression RAM (DECRAM) for code compression. This RAM may also be used as general-purpose RAM when code compression feature not used.

1.2.1.4 Flexible Memory Protection Unit

- Flexible memory protection units (MPU) in BBC and L2U
- Default attributes available in one global entry
- Attribute support for speculative accesses
- Up to eight memory regions are supported, four for data and four for instructions

1.2.1.5 Memory Controller

- Four flexible chip selects via memory controller
- 24-bit address and 32-bit data buses
- 4-Kbyte to one 16-Mbyte (data) or 4-Gbyte (instruction) region size support
- Supports enhanced external burst
- Up to eight-beat transfer bursts, two-clock minimum bus transactions
- Use with SRAM, EPROM, flash and other peripherals
- Byte selects or write enables
- 32-bit address decodes with bit masks
- Four regions

1.2.1.6 512-Kbytes of CDR3 Flash EEPROM Memory (UC3F) – MPC563 Only

- One 512-Kbyte module
- Page read mode
- Block (64 Kbytes) erasable
- External 4.75- to 5.25-V VFLASH power supply for program, erase, and read operations
- Typical endurance of 100,000 write/erase cycles @ 25°C
- Typical data retention of 100 years @ 25°C

1.2.1.7 32-Kbyte Static RAM (CALRAM)

- Composed of one 32-Kbyte CALRAM module
 - 28-Kbyte static RAM
 - 4-Kbyte calibration (overlay) RAM feature that allows calibration of flash-based constants
- Eight 512-byte overlay regions
- One clock fast accesses
- Two clock cycle access option for power saving
- Keep-alive power (IRAMSTBY) for data retention

1.2.1.8 General Purpose I/O Support (GPIO)

- 24 address pins and 32 data pins can be used for general-purpose I/O in single-chip mode
- 16 GPIO in MIOS14
- Many peripheral pins can be used as GPIO when not used as primary functions
- 2.6-V outputs on external bus pins
- 5-V outputs with slew rate control

1.2.2 Nexus Debug Port (Class 3)

- Compliant with Class 3 of the IEEE-ISTO 5001-1999
- Program trace via branch trace messaging (BTM)
- Data trace via data write messaging (DWM) and data read messaging (DRM)
- Ownership trace via ownership trace messaging (OTM)
- Run-time access to on-chip memory map and special purpose registers (SPRs) via the READI read/write access protocol
- Watchpoint messaging via the auxiliary port
- 9 or 16 full-duplex auxiliary pin interface for medium and high visibility throughput
- All features configurable and controllable via the auxiliary port
- Security features for production environment
- Supports the RCPU debug mode via the auxiliary port
- READI module can be reset independent of system reset

1.2.3 Integrated I/O System

1.2.3.1 Two Time Processor Units (TPU3)

- True 5 V I/O
- Two time processing units (TPU3) with 16 channels each
- Each TPU3 is a micro-coded timer subsystem
- 8 Kbytes of dual port TPU RAM (DPTRAM) shared by two TPU3 modules for TPU micro-code

1.2.3.2 22-Channel Modular I/O System (MIOS14)

- Six modulus counter sub-modules (MCSM)
- 10 double-action sub-modules (DASM)
- 12 dedicated PWM sub-modules (PWMSM)
- One MIOS14 16-bit parallel port I/O sub-modules (MPIOSM)

1.2.3.3 Two Enhanced Queued Analog-to-Digital Converter Modules (QADC64E)

- Two queued analog-to-digital converter modules (QADC64E_A, QADC64_B) providing a total of 32 analog channels
- 16 analog input channels on each QADC64E_A module using internal multiplexing
- Directly supports up to four external multiplexers
- Up to 41 total input channels on the two QADC64E modules with external multiplexing
- Software configurable to operate in enhanced or legacy (MPC555 compatible) mode
- Unused analog channels can be used as digital input/output pins
- GPIO on all channels in enhanced mode
- 10-bit A/D converter with internal sample/hold
- Typical conversion time of less than 5 μ s (>200 K samples/second)
- Two conversion command queues of variable length

- Automated queue modes initiated by:
 - External edge trigger
 - Software command
 - Periodic/interval timer within QADC64E module, that can be assigned to both queue 1 and 2
 - External gated trigger (queue 1 only)
- 64 result registers
 - Output data is right- or left-justified, signed or unsigned.
- Alternate reference input (ALTREF), with control in the conversion command word (CCW)

1.2.3.4 Three CAN 2.0B Controller (TouCAN) Modules

- Three TouCAN modules (TouCAN A, TouCAN B, TouCAN C)
- Each TouCAN provides the following features:
 - 16 message buffers, programmable I/O modes
 - Maskable interrupts
 - Independent of the transmission medium (external transceiver is assumed)
 - Open network architecture, multi-master concept
 - High immunity to EMI
 - Short latency time for high-priority messages
 - Low-power sleep mode, with programmable wake-up on bus activity
 - TouCAN C pins are shared with MIOS14 GPIO or QSMCM

1.2.3.5 Queued Serial Multi-Channel Module (QSMCM)

- One queued serial module with one queued SPI and two SCIs (QSMCM)
- QSMCM matches full MPC555 QSMCM functionality
- Queued SPI
 - Provides full-duplex communication port for peripheral expansion or inter-processor communication
 - Up to 32 preprogrammed transfers, reducing overhead
 - Synchronous serial interface with baud rate of up to system clock / 4
 - Four programmable peripheral-selects pins:
 - Support up to 16 devices with external decoding
 - Support up to eight devices with internal decoding
 - Special wrap-around mode allows continuous sampling of a serial peripheral for efficient interfacing to serial analog-to-digital (A/D) converters
- SCI
 - UART mode provides NRZ format and half- or full-duplex interface
 - 16 register receive buffers and 16 register transmit buffers on one SCI
 - Advanced error detection and optional parity generation and detection
 - Word-length programmable as eight or nine bits
 - Separate transmitter and receiver enable bits, and double buffering of data
 - Wake-up functions allow the CPU to run uninterrupted until either a true idle line is detected, or a new address byte is received

1.2.3.6 Peripheral Pin Multiplexing (PPM)

- Synchronous serial interface between the microprocessor and an external device
- Four internal parallel data sources can be multiplexed through the PPM
 - TPU3 A: 16 channels
 - TPU3 B: 16 channels
 - MIOS14: 12 PWM channels, four MDA channels
 - Internal GPIO: 16 general-purpose inputs, 16 general-purpose outputs
- Software configurable stream size
- Software configurable clock (TCLK) based on system clock
- Software selectable clock modes (SPI mode and TDM mode)
- Software selectable operation modes
 - Continuous mode
 - Start-transmit-receive (STR) mode
- Software configurable internal modules interconnect (shorting)

1.3 MPC561/MPC563 Optional Features

The following features of the MPC561/MPC563 are optional features and may not appear in certain configurations:

- 56- or 66-MHz operation (40 MHz is default)
- Code compression (available on MPC562 and MPC564 only)
- 512 Kbytes Flash (available on MPC563 and MPC564 only)

2 Comparison of MPC561/MPC563 and MPC555

The MPC561/MPC563 is a derivative of the MPC555. Most functional features of the MPC555 are unchanged on the MPC561/MPC563. Refer to Table 2 for a comparison of features.

Table 2. Differences Between MPC555 and MPC561/MPC563

Module	MPC555	MPC561/MPC563
CPU Core	Identical	
BBC	Basic	Enhanced Code Compression (classes scheme with 2 Kbytes DECRAM) Code Compression is available only on MPC562/MPC564.
L2U	Identical	
SRAM	26 Kbytes	32 Kbytes calibration SRAM with overlay features
Flash	448-Kbyte CMF (2 modules, 256-Kbyte and 192-Kbyte)	512-Kbyte UC3F (1 module) on MPC563 only. No Flash on MPC561
USIU	Basic	Enhanced Interrupt Controller
JTAG	Selectable by RCW	Selectable at $\overline{\text{PORESET}}$

Table 2. Differences Between MPC555 and MPC561/MPC563 (continued)

Module	MPC555	MPC561/MPC563
READI	None	New Debut Module (Class 3 Nexus IEEE-ISTO 5001-1999)
UIMB	Identical	
QADC64	(2)	(2) Enhanced
QSMCM	(1) Identical (1)	
MIOS	MIOS1	MIOS14 4 Extra PWMSM 4 Extra MCSM no Real-Time Clock
TouCAN	(2) Identical (3)	
TPU3	(2) Identical (2)	
DPTRAM	(6 Kbytes) Identical (8 Kbytes)	
PPM	—	New Module

2.1 Additional MPC561/MPC563 Differences

- MPC561/MPC563 are very similar to the MPC555 with the following differences:
 - Up to 66 MHz
 - CDR3 technology
 - Two power supplies: 5.0-V I/O, 2.6-V external bus pins, 2.6-V internal logic
 - New modules: READI, CALRAM, PPM
 - Extra TouCAN module, 6 Kbytes extra of SRAM on L-bus (32 Kbytes total) (with CALRAM overlay features), extra 2 Kbytes of DPTRAM (8 Kbytes total)
- QADC64
 - GPO on all channel pins in addition to GPI functions
- TouCAN, TPU3, QSMCM, UIMB, Core, L2U
 - No changes
- BBC
 - Enhanced interrupt controller support
 - Enhanced exception relocation table
 - Branch target buffer
 - 2 Kbytes of decompression RAM for code compression. This may also be used as general-purpose RAM while not used for code compression.
- CALRAM (with overlay features)
 - New module
 - Overlay features allow calibration of Flash-based constants
- UC3F (U-bus CDR3 Flash module) on MPC563 only
 - 512 Kbytes of non-volatile memory (NVM)
 - Designed for use in embedded microcontroller (MCU) applications targeted for high speed read performance and high density byte count requirements

Additional MPC561/MPC563 Differences

- READI
 - New module
- USIU
 - Enhanced interrupt controller
 - ENGCLK default frequency
 - READI support
 - Reduced data setup time
 - Enhanced external burst support
- MIOS14
 - Four additional PWM channels
 - Four additional MCSM timers
- DPTRAM (8 Kbytes)
 - No functional changes
- PPM (peripheral pin multiplexing)
 - New module
 - Four-to-one multiplexing
 - Parallel to serial (SPI and TDM)

3 SRAM Keep-Alive Power Behavior

One keep-alive power pin (IRAMSTBY) provides keep-alive power to RAM.

The IRAMSTBY pin can be powered directly from a battery using an internal shunt regulator or via a small battery for standby use. See Figure 2.




Figure 2. Recommended Connection Diagram for IRAMSTBY

While power is off to the MPC561/MPC563, the IRAMSTBY supply powers the following:

- 32-Kbyte CALRAM
- 8-Kbyte DPTRAM module
- 2-Kbyte BBC DECRAM module

4 MPC561/MPC563 Address Map

The internal memory map is organized as a single 4-Mbyte block. The user can assign this block to one of eight locations by programming a register in the USIU (IMMR[ISB]). The eight possible locations are the

first eight 4-Mbyte memory blocks starting with address 0x0000 0000 (refer to Figure 3). The programmability of the internal memory map location allows the user to implement a multiple-chip system.




Figure 3. MPC561/MPC563 Memory Map

The internal memory space is divided into the following sections. Refer to Figure 4.

- Flash memory (512-Kbytes)
- CALRAM static RAM memory (32-Kbytes)
- Control registers and IMB3 modules (64 Kbytes)
 - BBC control registers (16-Kbytes)
 - USIU and Flash control registers (16-Kbytes)
 - UIMB interface and IMB3 modules (32-Kbytes)
 - CALRAM/READI control registers (256-bytes)

Additional MPC561/MPC563 Differences





Figure 4. MPC561/MPC563 Internal Memory Map

5 MPC561/MPC563 Pinout Diagram

Figure 5 shows the pinout for the MPC561/MPC563.



NOTE: The Flash balls are only available on the MPC563 and MPC564. These are no connect balls on the MPC561 and MPC562. Flash supplies and inputs are located on the following balls: T23, T24, U24, U25, U26.

Figure 5. MPC561/MPC563 Pinout Diagram

6 Supporting Documentation List

This list contains references to currently available and planned documentation.

- *MPC555 User's Manual* (MPC555UM/AD)
- *MPC561/MPC563 Reference Manual* MPC561RM/D
- *RCPU Reference Manual* (RCPURM/AD)
- Nexus Standard Specification (non-Motorola document)
- Nexus Web Site: <http://www.nexus5001.org/>
- IEEE 1149.1 Specification (non-Motorola document)

THIS PAGE INTENTIONALLY LEFT BLANK

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre, 2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein.

Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2003