

February 1984 Revised February 1999

MM74HCT05 Hex Inverter (Open Drain)

General Description

The MM74HCT05 is a logic function fabricated by using advanced silicon-gate CMOS technology, which provides the inherent benefits of CMOS—low quiescent power and wide power supply range. The device is also input and output characteristic and pinout compatible with standard DM74LS logic families. The MM74HCT05 open drain Hex Inverter requires the addition of an external resistor to perform a wire-NOR function.

All inputs are protected from static discharge damage by internal diodes to $\rm V_{CC}$ and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices.

These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- Open drain for wire-NOR function
- LS-TTL pinout and threshold compatible
- Fanout of 10 LS-TTL loads
- Typical propagation delays: t_{PLH} (with 1 kΩ resistor) 10 ns

 t_{PHI} (with 1 k Ω resistor) 8 ns


Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|--|
| MM74HCT05M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow |
| MM74HCT05SJ | M14D | 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HCT05MTC | MTC14 | 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HCT05N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Logic Diagram



Typical Application



Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V_{CC}) -0.5 to +7.0V DC Input Voltage (V_{IN}) -1.5 to V_{CC} +1.5V DC Output Voltage (V_{OUT}) -0.5 to V_{CC} +0.5V Clamp Diode Current (I_{IK} , I_{OK}) \pm 20 mA DC Output Current, per pin (I_{OUT}) \pm 25 mA DC V $_{CC}$ or GND Current, per pin (I_{CC}) \pm 50 mA Storage Temperature Range (T_{STG}) -65° C to $+150^{\circ}$ C Power Dissipation (P_{D})

Power Dissipation (P_D)
(Note 3)

S.O. Package only Lead Temperature (T_L)

(Soldering 10 seconds)

Recommended Operating Conditions

| | Min | Max | Units |
|---|-----|----------|-------|
| Supply Voltage (V _{CC}) | 4.5 | 5.5 | V |
| DC Input or Output Voltage | | | |
| (V _{IN} , V _{OUT}) | 0 | V_{CC} | V |
| Operating Temperature Range (T _A) | -40 | +85 | °C |
| Input Rise or Fall Times | | | |
| (tr. tr) | | 500 | ns |

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

(V_{CC} = 5V \pm 10%,unless otherwise specified)

| Symbol | Parameter | Conditions | T _A = 25°C | | T _A = -40 to 85°C | Units |
|------------------|--------------------|---|-----------------------|-------|------------------------------|-------|
| | | Conditions | Тур | Guara | inteed Limits | Units |
| V _{IH} | Minimum HIGH Level | | | 2.0 | 2.0 | V |
| | Input Voltage | | | | | |
| V _{IL} | Maximum LOW Level | | | 0.8 | 0.8 | V |
| | Input Voltage | | | | | |
| V _{OL} | Maximum LOW | $V_{IN} = V_{IH}$ | | | | |
| | Level Voltage | $ I_{OUT} = 20 \mu A$ | 0 | 0.1 | 0.1 | V |
| | | $ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ | 0.2 | 0.26 | 0.33 | V |
| | | $ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ | 0.2 | 0.26 | 0.33 | V |
| I _{IN} | Maximum Input | $V_{IN} = V_{CC}$ or GND, | | ± 0.1 | ± 1.0 | μΑ |
| | Current | V _{IH} or V _{IL} | ± 0.1 ± 1.0 | | | |
| I _{LKG} | Maximum HIGH Level | $V_{IN} = V_{IH}$ or VIL, $V_{OUT} = V_{CC}$ | | 0.5 | 5.0 | μΑ |
| | Output Leakage | | | | | |
| | Current | | | | | |
| Icc | Maximum Quiescent | $V_{IN} = V_{CC}$ or GND | | 2.0 | 20 | μΑ |
| | Supply Current | $I_{OUT} = 0\mu A$ | | | | |
| | | V _{IN} = 2.4V or 0.5V | | 0.3 | 0.4 | mA |
| | | (Note 4) | | | | |

600 mW

500 mW

260°C

Note 4: This is measured per input with all other inputs held at $V_{\mbox{CC}}$ or ground.

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25$ °C, $C_L = 15$ pF, $t_r = t_f = 6$ ns unless otherwise noted.


| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Units |
|------------------|---------------------------|---------------------------|-----|---------------------|-------|
| t _{PZL} | Maximum Propagation Delay | $R_L = 1 \text{ k}\Omega$ | 8 | 15 | ns |
| t _{PLZ} | Maximum Propagation Delay | $R_L = 1 k\Omega$ | 9 | 16 | ns |

AC Electrical Characteristics

 $V_{CC} = 5V, \pm 10\%, C_L = 50 pF, t_r = t_f = 6 ns unless otherwise specified.$


| Symbol | Parameter | Conditions | T _A = | 25°C | T _A = -40 to 85°C | Units |
|------------------|----------------------|---------------------------|------------------|-------|------------------------------|-------|
| | | Conditions | Тур | Guara | nteed Limits | 010 |
| t _{PZL} | Maximum Propagation | $R_L = 1k\Omega$ | 10 | 22 | 28 | ns |
| | Delay | | | | | |
| t _{PLZ} | Maximum Propagation | $R_L = 1 \text{ k}\Omega$ | 12 | 20 | 25 | ns |
| | Delay | | | | | |
| t _{THL} | Maximum Output | | 10 | 15 | 19 | ns |
| | Fall Time | | | | 19 | |
| C _{PD} | Power Dissipation | (per gate) | | 20 | | pF |
| | Capacitance (Note 5) | $R_L = \infty$ | | | | |
| C _{IN} | Maximum Input | | | 5 | 10 | pF |
| | Capacitance | | | | | |


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f+I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f+I_{CC}$.





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14LD, TSSOP, JEDEC MO-153, 4.4MM WIDE










NOTES

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABJREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350±0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320(7.620 - 8.128) 0.065 0.145 - 0.200 0.060 (1.524) 4° TYP Optional (1.651) (3.683 - 5.080)95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 $\overline{(3.175 - 3.810)}$ $\overline{(1.905 \pm 0.381)}$ 0.014-0.023 TYP (7.112)-MIN $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ $0.325 ^{\,+\,0.040}_{\,-\,0.015}$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N14A (REV.F)

www.fairchildsemi.com