

# MM58342 High Voltage Display Driver

#### **General Description**

The MM58342 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P- and N-channel devices. It is available both in 28-pin molded dual-in-line packages or as dice. The MM58342 is particularly suited for driving high voltage (35V max) vacuum fluorescent (VF) displays (e.g., a 20-digit alphanumeric or dot matrix display).


## **Applications**

- COPS<sup>TM</sup> or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter
- Word processor text displays
- Automotive dashboards

#### **Features**

- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade

## **Block Diagram**



TL/F/7925-1

#### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation at 25°C

Molded DIP Package, Board Mount
Molded DIP Package, Socket Mount

Junction Temperature

Lead Temperature (Soldering, 10 sec.)

200°C

\*Molded DIP Package, Board Mount,  $\theta_{\rm JA}=52^{\rm o}{\rm C/W},$  derate 19.2 mW/°C above 25°C.

#### **Operating Conditions** Max Units Supply Voltage (V<sub>DD</sub>) $V_{SS} = 0V$ 4.5 5.5 ٧ Display Voltage (V<sub>DIS</sub>) -30-10 ٧ °C Temperature Range -40+85

#### **DC Electrical Characteristics**

 $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C},\,V_{DD} = 5\text{V}\,\pm0.5\text{V},\,V_{SS} = 0\text{V}$  unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>DD</sub>	Power Supply Currents	$\begin{aligned} & \text{V}_{\text{IN}} = \text{V}_{\text{SS}} \text{ or } \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{0V}, \\ & \text{V}_{\text{DIS}} \text{ Disconnected} \\ & \text{V}_{\text{DD}} = 5.5 \text{V}, \text{V}_{\text{SS}} = \text{0V}, \text{V}_{\text{DIS}} = -30 \text{V} \\ & \text{All Outputs Low} \end{aligned}$			150 10	μA mA
V <sub>IL</sub> V <sub>IH</sub>	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK Logic '0' Logic '1'	(Note 1)	2.4		0.8	V
V <sub>OL</sub> V <sub>OH</sub> V <sub>OH</sub>	Data Output Logic Levels Logic '0' Logic '1' Logic '1'	$I_{OUT} = 400 \mu A$ $I_{OUT} = -10 \mu A$ $I_{OUT} = -500 \mu A$	V <sub>DD</sub> - 0.5 2.8		0.4	V V
I <sub>IN</sub>	Input Currents DATA IN, CLOCK ENABLE, BLANK	$V_{IN} = 0V \text{ or } V_{DD}$	-10		10	μΑ
C <sub>IN</sub>	Input Capacitance DATA IN, CLOCK ENABLE, BLANK				15	pF
R <sub>OFF</sub>	Display Output Impedances Output Off (Figure 3a) Output On (Figure 3b)	$V_{DD} = 5.5V, V_{SS} = 0V$ $V_{DIS} = -10V$ $V_{DIS} = -20V$ $V_{DIS} = -30V$ $V_{DIS} = -00V$	55 60 65	700	250 300 400 800	kΩ kΩ kΩ Ω
		$V_{DIS} = -20V$ $V_{DIS} = -30V$		600 500	750 680	Ω
V <sub>DOL</sub>	Display Output Low Voltage	$V_{DD} = 5.5V$ , $I_{OUT} = Open Circuit$ , $-30V \le V_{DIS} \le -10V$	V <sub>DIS</sub>		V <sub>DIS</sub> + 2	V

Note 1: 74LSTTL V  $_{OH}$  = 2.7V @ I  $_{OUT}$  =  $-400~\mu\text{A}$ , TTL V  $_{OH}$  = 2.4V @ I  $_{OUT}$  =  $-400~\mu\text{A}$ .

<sup>\*\*</sup>Molded DIP Package, Socket Mount,  $\theta_{\rm JA}=58^{\circ}{\rm C/W},$  derate 17.2 mW/°C above 25°C.

AC Electrical	Characteristics TA	$\Delta = -40$ °C to $+85$ °C. $V_{DD} = 5V \pm 0.5V$
AC Electrical	Characteristics TA	$t_{0} = -40^{\circ}\text{C to } + 85^{\circ}\text{C}$ . $V_{DD} = 5\text{V} \pm 0.5$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Clock Input	(Notes 3 and 4)				
$f_{\mathbb{C}}$	Frequency				800	kHz
t <sub>H</sub>	High Time		300			ns
t∟	Low Time		300			ns
	Data Input					
t <sub>DS</sub>	Set-Up Time		100			ns
t <sub>DH</sub>	Hold Time		100			ns
	Enable Input	(Note 2)				
t <sub>ES</sub>	Set-Up Time		100			ns
t <sub>EH</sub>	Hold Time		100			ns
	Data Output	$C_L = 50 pF$				
	CLOCK Low to Data Out				500	ns
t <sub>CDO</sub>	Time					

Note 2: For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

Note 3: AC input waveform specification for test purposes:  $t_f$ ,  $t_f \le 20$  ns, f = 800 kHz,  $50\% \pm 10\%$  duty cycle.

Note 4: Clock input rise and fall times must not exceed 5  $\mu$ s.

#### **Connection Diagrams**




FIGURE 2
Order Number MM58342N
See NS Package Number N28B

**Top View** 

#### 5 5 · V<sub>SS</sub> · OUTPUT · OUTPUT OUTPUT 28 27 26 OUTPUT 8 - OUTPUT 15 OUTPUT 7 - OUTPUT 16 24 OUTPUT 6 OUTPUT 17 MM58342V OUTPUT 5 OUTPUT 18 OUTPUT 4 - OUTPUT 19 21 - OUTPUT 20 OUTPUT 3 -20 OUTPUT 2 - BLANKING CONTROL VDIS VDD CLOCK CLOCK DATA IN DATA OUT

**Plastic Chip Carrier** 

Top View Order Number MM58342V See NS Package Number V28A TI /F/7925-8

#### **Functional Description**

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58342 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic '1' will turn off all sections of the display. A block diagram of the MM58342 is shown in Figure 1.

Figure 2 shows the pinout of the MM58342 device, where output 1 (pin 12) is equivalent to bit 1 (i.e., the first bit of data to be loaded into the shift register following ENABLE high). A logic '1' at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58342, because external pull-down resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3a* 

#### Functional Description (Continued)

and 3b show that this output impedance will remain constant for a fixed value of display voltage.


Figure 4 demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58342.


To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 20 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.

In Figure 5, the ENABLE signal acts as an envelope, and only while this signal is at a logic '1' does the circuit accept CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., '0'-'1' transition. When the ENABLE signal goes low, the contents

of the shift registers are latched, and the display will show new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58342 being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.

Figure 6 shows a schematic diagram of a microprocessorbased system where the MM58342 is used to provide the grid drive for a 40-digit 2 line 5 x 7 multiplexed vacuum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58348, which does not require an externally generated load signal.





#### **Timing Diagrams**





FIGURE 4. Clock and Data Timings



# **Typical Application**






FIGURE 6. Microprocessor-Controlled Word Processor

TL/F/7925-7

#### Physical Dimensions inches (millimeters)



Molded Dual-In-Line Package (N) Order Number MM58342N NS Package Number N28B



Plastic Chip Carrier (V) Order Number MM58342V NS Package Number V28A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408