



### 8-Bit Serial-Input Latched Drivers

### **General Description**

BiCMOS technology gives the MIC5821/5822 family flexibility beyond the reach of standard logic buffers and power driver arrays. These devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers. The 500mA outputs are suitable for use with incandescent bulbs and other moderate to high current loads. The drivers can be operated with a split supply where the negative supply is down to –20V. Except for maximum driver output voltage ratings, the MIC5821 and MIC5822 are identical.

These devices have greatly improved data-input rates. With a 5V logic supply they will typically operate faster than 5 MHz. With a 12V supply significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL and DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

### **Features**

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Down or Pull-Up Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Single or Split Supply Operation


### **Ordering Information**

Part Number	Temperature Range	Package
MIC5821BN	–40°C to +85°C	16-Pin Plastic DIP
MIC5822BN	-40°C to +85°C	16-Pin Plastic DIP

### **Functional Diagram**

# SERIAL DATA IN 2 SERIAL DATA IN 2 No. SERIAL DATA OUT SUBJECTION OF THE STRONG STRO

### Pin Configuration



(Plastic DIP)

October 1998 7-37

### **Typical Input Circuits**

# STROBE OUTPUT ENABLE

### **Absolute Maximum Ratings (Note 1)**


at 25°C Free-Air Temperature and V<sub>SS</sub> = 0V

Output Voltage, VCE (MIC5821) 50V (MIC5822) 80V Output Voltage, VCE SUS (MIC5821)(Note 3) 35V (MIC5822)(Note 3) 50V Logic Supply Voltage, VDD 15V Input Voltage Range, VIN -0.3V to  $V_{DD} + 0.3V$  $V_{DD} - V_{EE}$ 25V Emitter Supply Voltage, VEE -20V Continuous Output Current, IOUT 500mA Package Power Dissipation, PD(Note 1) 1.67W Operating Temperature Range, TA -55°C to +85°C Storage Temperature Range, TS -65°C to +150°C


Note 1: Derate at the rate of 16.7mW/ $^{\circ}$ C above  $T_A = 25^{\circ}$ C.

Note 2: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note 3: For inductive load applications.



### **Typical Output Driver**



### Maximum Allowable Duty Cycle (Plastic DIP)

Number of Outputs ON (I <sub>OUT</sub> = 200mA	Maximum Allowable Duty Cycle at Ambient Tempera								
V <sub>DD</sub> = 12V)	25°C	40°C	50°C	60°C	70°C				
8	73%	62%	55%	47%	40%				
7	83%	71%	62%	54%	46%				
6	97%	82%	72%	63%	53%				
5	100%	98%	87%	75%	63%				
4	100%	100%	100%	93%	79%				
3	100%	100%	100%	100%	100%				
2	100%	100%	100%	100%	100%				
1	100%	100%	100%	100%	100%				

7-38 October 1998

# $\textbf{Electrical Characteristics} \ \, \text{at T}_{A} = 25^{\circ}\text{C V}_{DD} = 5\text{V}, \, \text{V}_{EE} = \text{V}_{SS} = 0\text{V} \, \, \text{(unless otherwise specified)}$

		Applicable			Limits	
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Unit
Output Leakage Current	I <sub>CEX</sub>	MIC5821	V <sub>OUT</sub> = 50V		50	μΑ
			V <sub>OUT</sub> = 50V, T <sub>A</sub> = +70°C		100	
		MIC5822	V <sub>OUT</sub> = 80V		50	
			$V_{OUT} = 80V, T_{A} = +70^{\circ}C$		100	
Collector-Emitter	V <sub>CE(SAT)</sub>	Both	I <sub>OUT</sub> = 100mA		1.1	V
Saturation Voltage			I <sub>OUT</sub> = 200mA		1.3	
			I <sub>OUT</sub> = 350mA, V <sub>DD</sub> = 7.0V		1.6	
Input Voltage	V <sub>IN(0)</sub>	Both			0.8	V
	V <sub>IN(1)</sub>	Both	V <sub>DD</sub> = 12V	10.5		
			V <sub>DD</sub> = 10V	8.5		
			V <sub>DD</sub> = 5.0V	3.5		
Input Resistance	R <sub>IN</sub>	Both	V <sub>DD</sub> = 12V	50		kΩ
			V <sub>DD</sub> = 10V	50		
			V <sub>DD</sub> = 5.0V	50		
Supply Current	I <sub>DD(ON)</sub>	Both	One Driver ON, V <sub>DD</sub> = 12V		4.5	mA
			One Driver ON, V <sub>DD</sub> = 10V		3.9	
			One Driver ON, V <sub>DD</sub> = 5.0V		2.4	
			All Drivers ON, V <sub>DD</sub> = 12V		16	
			All Drivers ON, V <sub>DD</sub> = 10V		14	
			All Drivers ON, V <sub>DD</sub> = 5.0V		8	
	I <sub>DD(OFF)</sub>	Both	All Drivers OFF, V <sub>DD</sub> = 5.0V, All Inputs = 0V		1.6	
			All Drivers OFF, V <sub>DD</sub> = 12V, All Inputs= 0V		2.9	

# $\textbf{Electrical Characteristics} \ \ \, \text{T}_{A} = -55^{\circ}\text{C}, \, \text{V}_{DD} = 5\text{V}, \, \text{V}_{SS} = \text{V}_{EE} = 0\text{V} \, \, \text{(unless otherwise noted)}$

				Limits		
aracteristic	Symbol	Test Conditions	Min.	Max.	Unit	
tput Leakage Current	ICEX	V <sub>OUT</sub> = 80V		50	μΑ	
lector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 100mA		1.3	V	
uration Voltage		I <sub>OUT</sub> = 200mA		1.5		
		$I_{OUT} = 350 \text{mA}, V_{DD} = 7.0 \text{V}$		1.8		
ut Voltage	V <sub>IN0)</sub>			0.8	V	
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12V	10.5			
	, ,	V <sub>DD</sub> = 5.0V	3.5			
ut Resistance	RIN	V <sub>DD</sub> = 12V	35		kΩ	
		V <sub>DD</sub> = 10V	35			
		V <sub>DD</sub> = 5.0V	35			
oply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12V		5.5	mA	
		One Driver ON, V <sub>DD</sub> = 10V		4.5		
		One Driver ON, V <sub>DD</sub> = 5.0V		3.0	1	
		All Drivers ON, V <sub>DD</sub> = 12V		16	]	
		All Drivers ON, V <sub>DD</sub> = 10V		14		
		All Drivers ON, V <sub>DD</sub> = 5.0V		10	1	
	I <sub>DD(OFF)</sub>	All Drivers OFF, V <sub>DD</sub> = 12V		3.5		
		All Drivers OFF, V <sub>DD</sub> = 5.0V		2.0		
	I <sub>DD(OFF)</sub>	All Drivers ON, V <sub>DD</sub> = 5.0V All Drivers OFF, V <sub>DD</sub> = 12V			10 3.5	

October 1998 7-39

# **Electrical Characteristics** $T_A = +125^{\circ}C$ , $V_{DD} = 5V$ , $V_{SS} = V_{EE} = 0V$ (unless otherwise noted)


			Limits			
Characteristic	Symbol	Test Conditions	Min.	Max.	Unit	
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = 80V		500	μА	
Collector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 100mA		1.3	V	
Saturation Voltage	, ,	I <sub>OUT</sub> = 200mA		1.5		
		$I_{OUT} = 350 \text{mA}, V_{DD} = 7.0 \text{V}$		1.8	1	
Input Voltage	V <sub>IN(0)</sub>			0.8	V	
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12V	10.5		1	
		V <sub>DD</sub> = 5.0V	3.5		1	
Input Resistance	R <sub>IN</sub>	V <sub>DD</sub> = 12V	50		kΩ	
		V <sub>DD</sub> = 10V	50		1	
		V <sub>DD</sub> = 5.0V	50		1	
Supply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12V		4.5	mA	
		One Driver ON, V <sub>DD</sub> = 10V		3.9	1	
		One Driver ON, V <sub>DD</sub> = 5.0V		2.4	1	
		All Drivers ON, V <sub>DD</sub> = 12V		16	1	
		All Drivers ON, V <sub>DD</sub> = 10V		14	1	
		All Drivers ON, V <sub>DD</sub> = 5.0V		8	1	
	I <sub>DD(OFF)</sub>	All Drivers OFF, V <sub>DD</sub> = 12V		2.9	1	
	,	All Drivers OFF, V <sub>DD</sub> = 5.0V		1.6	1	

### MIC5821/5822 Family Truth Table

Serial		Shi	ft Reg	jister Contents	Serial		Latch Contents				Outpu	ıt Co	ntents	;		
Data Input	Clock Input	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub> l <sub>8</sub>	Data Output	Strobe Input	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	l <sub>8</sub>	Output Enable	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>		l <sub>8</sub>
Н		Н	R <sub>1</sub>	R <sub>2</sub> R <sub>7</sub>	R <sub>7</sub>											
L	7	L	R <sub>1</sub>	R <sub>2</sub> R <sub>7</sub>	R <sub>7</sub>	]										
Х		R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub> R <sub>8</sub>	R <sub>8</sub>											
		Х	Х	X X	Х	L	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>8</sub>						
		P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub> P <sub>8</sub>	P <sub>8</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>8</sub>	L	P <sub>1</sub>	P <sub>2</sub>	$P_3$		P <sub>8</sub>
							Х	Х	Χ	Χ	Н	Н	Н	Н		Ι

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State

### **Timing Diagram**



7-40 October 1998

### **Timing Conditions**

(T<sub>A</sub> = +25°C, Logic Levels are V<sub>DD</sub> and V<sub>SS</sub>)

		$V_{DD} = 5.0V$
A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
B.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and Output Transition	500 ns


SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

### **Typical Applications**

### MIC5822 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply



October 1998 7-41