
# Smart Voltage Regulator for Peripheral Card Applications

The MC33566 Low Dropout Regulator is designed for computer peripheral card applications complying with the *instantly available requirements* as specified by ACPI objectives. The MC33566 permits glitch–free transitions from "sleep" to "active" system modes and has internal logic circuitry to detect whether the system is being powered from the motherboard main 5V power supply or the 3.3V aux supply.

The MC33566 provides a regulated output voltage of 3.3V via either an internal low dropout 5.0V-to-3.3V voltage regulator or an external P-channel MOSFET, depending on the operating status of the system in which the card is installed. During normal operating mode (5V main supply available) the 3.3V output is provided from the internal low dropout regulator at an output current of 1.2A. When the motherboard enters sleep mode, the MC33566 operates from the 3.3V aux supply and routes the aux current to the output via the external P-channel MOSFET bypass transistor controlled by the *drive out* pin. As a result, the output voltage provided to the peripheral card remains constant at 3.3V even during host systems transitions to and from sleep mode.

#### MC33566 Features:

- Output current up to 1.2A
- Excellent Line and Load Regulation
- Low Dropout Voltage
- Prevents reverse current flow during sleep mode
- Glitch-free transfer from sleep mode to active mode
- Compatible with Instantly Available PC systems






### ON Semiconductor Formerly a Division of Motorola

http://onsemi.com



D<sup>2</sup>PAK D2T SUFFIX CASE 936A

### **PIN CONNECTIONS**



### **ORDERING INFORMATION**

Device	Package	Shipping		
MC33566D2T-1	D <sup>2</sup> PAK	50 Units / Rail		

#### MAXIMUM RATINGS (T<sub>C</sub> = 25°C, unless otherwise noted)

Parameter	Symbol	Max Value	Unit
+5 V <sub>in</sub> Supply Voltage	V <sub>in</sub>	7.0	Vdc
	V <sub>in</sub>	-0.52	Vdc
Operating Ambient Temperature	Ta	–5 to +85	°C
Operating Junction Temperature	ТJ	– 5 to +150	°C
Lead Temperature (Soldering, 10 seconds)	ΤL	300	°C
Storage Temperature	T <sub>stg</sub>	– 55 to +150	°C
Package Thermal Resistance	R <sub>0JA</sub> 1	65	°C/W

NOTES: 1. Mounted on recommended minimum PCB pad on FR4, 2-oz. copper circuit board.

2. Vin should not be allowed to go negative relative to ground.

#### **DEVICE MARKING**

Device	Туре	Marking (1st Line)	
MC33566D2T-1	3.3 V @ 1.2A	M5661	

#### **PIN ASSIGNMENTS AND FUNCTIONS**

PIN #	PIN NAME	PIN DESCRIPTION
1	+3.3 V <sub>aux</sub>	Auxiliary input. Typical voltage 3.3 V.
2	+5 V <sub>in</sub>	This is the input supply for the IC. Typical voltage 5 $V$ . (2) (3)
3	Gnd	Logic and power ground.
4	+3.3 V <sub>out</sub>	3.3V output provided to the application circuit (output current is sourced to this pin from the 5V input.)
5	Drive out	This output drives a P–channel MOSFET with up to 2000pF of "effective" gate capacitance. Recommended devices are the MMFT5P03HD and MTSF1P02HD. Drive out has active internal pull–up and pull–down circuitry to guarantee fast transitions.

## AC ELECTRICAL SPECIFICATIONS(1) (4) (5)

Parameter	Symbol	Min	Тур	Max	Unit
Drive High Delay ( $V_{in}$ ramping up) $C_{drive} = 1.2 \text{ nF}$ , measured from +5 $V_{in} = V_{thresHi}$ to $V_{Drive} = 2V$	tDH		0.5	3.5	μS
Drive Low Delay (V <sub>in</sub> ramping down) C <sub>drive</sub> = 1.2 nF, measured from +5 V <sub>in</sub> = V <sub>thresLo</sub> to V <sub>Drive</sub> = 2V	tDL		0.5	3.5	μS

NOTES: (1.) AC specs are guaranteed by characterization, but not production tested after characterization. (2.) See 5V Detect Thresholds Diagram.

(2.) See 5V betee W beteet mitesholds blagram.
(3.) Recommended source impedance for 5V supply: ≤ 0.12Ω. This will ensure that I<sub>0</sub> x R<sub>source</sub> < V<sub>hyst</sub>, thus avoiding driveout toggling during 5V detect threshold transitions.
(4.) See Figure 2. Application Block Diagram.
(5.) See Timing Diagram.

### DC ELECTRICAL CHARACTERISTICS(1)

Characteristic	Symbol	Min	Тур	Мах	Unit
+5 V <sub>in</sub> Supply Voltage Range	+5 V <sub>in</sub>	4.35	5.0	5.5	Vdc
Reverse Leakage Current from Output	I <sub>reverse</sub>	—	_	25	μΑ
V <sub>aux</sub> quiescent current	I <sub>qaux</sub>	—	_	2.0	mA
+5 V <sub>in</sub> quiescent current, operating	I <sub>qvin</sub>	—	_	10	mA
Load Capacitance(2)	Cload	4.7	22	_	μF

## **REGULATOR OUTPUT**


Output Voltage (4.35V $\leq$ V <sub>in</sub> $\leq$ 5.5V, 0mA $\leq$ I <sub>0</sub> $\leq$ 400mA) T <sub>A</sub> = 25°C (T <sub>J</sub> = -5°C to 150°C)	+3.3 V <sub>out</sub>	3.267 3.234	3.30 3.30	3.333 3.366	Vdc
In-to-Out Voltage $(3.9V \le V_{in} \le 4.35V, V_{aux} = 3.3V)$	V <sub>d</sub>	3.0	_	_	Vdc
Voltage Out at Max Voltage In (V <sub>in</sub> = 7V)	Voutmax	3.1	3.3	3.5	Vdc
Line Regulation (I <sub>O</sub> = 400 mA)	Linereg	_	_	0.4	%
Load Regulation (I <sub>o</sub> = 0 to 400 mA)	Loadreg	_	_	0.8	%

### **5V DETECT**

Low Threshold Voltage (+5 V <sub>in</sub> falling, I <sub>0</sub> = 400 mA)	VthresLo	3.9	4.05	—	Vdc
High Threshold Voltage (+5 V <sub>in</sub> rising, I <sub>O</sub> = 400 mA)	VthresHi		4.2	4.35	Vdc
Hysteresis	V <sub>hyst</sub>	0.05	—		Vdc
DRIVE OUTPUT	L				
Output peak source Current (+5 V <sub>in</sub> > V <sub>thresHi</sub> )	lpeak	15	—	_	mA

					í I
Output peak sink Current (+5 V <sub>in</sub> < V <sub>thresLo</sub> )	I <sub>peak</sub>	15	—	—	mA
Low Output Voltage (I <sub>oL</sub> = 200 μA, V <sub>in</sub> < V <sub>thresLo</sub> )	V <sub>oL</sub>	_	100	200	mVdc
High Output Voltage $(I_{OH} = 200 \ \mu A)$	V <sub>oH</sub>	3.4	—	—	Vdc

**NOTE:** 1. (-5°C<T<sub>a</sub><70°C, 4.35V<V<sub>in</sub><5.5V, C<sub>load</sub>  $\geq$  4.7µF unless otherwise noted) **NOTE:** 2. 4.7µF minimum over temperature; 22µF recommended; 500m $\Omega$  ESR maximum.



#### Figure 1. Functional Block Diagram

#### **FUNCTIONAL DESCRIPTION**

**Input Blocking** – The internal NPN pass transistor of the LDO regulator ensures that no significant reverse current will flow from  $+3.3 \text{ V}_{out}$  back to the  $+5 \text{ V}_{in}$  input when the 5V input is not powered and the 3.3 V<sub>in</sub> supply is present.

**5** Volt Detect – Internal circuitry detects the presence of the 5V input supply. When the 5V supply drops below a given threshold, the +3.3  $V_{in}$  bypass transistor (an external P-channel MOSFET) is enabled. The 5V detect logic is active throughout the entire range of ramp-up from 0 to 5.5V. Additionally, the drive out signal is never turned ON or OFF inappropriately during ramp-up of the +5  $V_{in}$  supply. Also, +3.3  $V_{out}$  never drops below 3.0V while +5  $V_{in}$  is above the 5V detect minimum threshold.

**Glitch-free Transfer** – The design of the 5V detect circuitry and drive out control circuitry guarantees that the +3.3  $V_{out}$  will not exceed the output voltage specification listed in the table of DC Operating Specifications even with +5  $V_{in}$  ramping up and down at the extremes of the slew rates in the table of AC Operating Specifications.

**Offset Voltage Performance** – To ensure performance when external offsets are present on the +5  $V_{in}$  and +3.3  $V_{in}$  power inputs, the device has been designed to be capable of operating with either one or both of these inputs rising from or falling to zero volts, or with offsets of 0.05V to 0.9V as the inputs ramp up and down.





Figure 2. Application Block Diagram

NOTE:




4.4V VIN 3.8V DR 2.0V 2.0V 2.0V

NOTE: (1)  $V_{in}$  rise and fall times (10% to 90%) to be  $\ge$  100 $\mu$ s.





Figure 4. Timing Diagram

(1)  $V_{in}$  rise and fall times (10% to 90%) to be  $\leq$  100ns.




**NOTE:**  $V_{out}$  capacitor  $\ge 4.7\mu$ F over operating temperature range. Maximum ESR permissable = 500m $\Omega$  over operating temperature range.






## PACKAGE DIMENSIONS

## (D<sup>2</sup>PAK) D2T SUFFIX PLASTIC PACKAGE CASE 936A–02 ISSUE A







1 2 3	<ol> <li>NOTES:</li> <li>DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.</li> <li>CONTROLLING DIMENSION: INCH.</li> <li>TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.</li> <li>DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.</li> <li>DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.</li> </ol>								
		INC	HES	MILLIN	IETERS				
	DIM	MIN	MAX	MIN	MAX				
	Α	0.386	0.403	9.804	10.236				
	В	0.356	0.368	9.042	9.347				
	С	0.170	0.180	4.318	4.572				
	D	0.026	0.036	0.660	0.914				
	E	0.045	0.055	1.143	1.397				
	G	0.067	BSC	1.702	BSC				
	Н	0.539	0.579	13.691	14.707				
	K	0.050	REF	1.270	) REF				
	L	0.000	0.010	0.000	0.254				
	M	0.088	0.102	2.235	2.591				
	N	0.018	0.026	0.457	0.660				
	P 0.058 0.078 1.473 1.981								
	R	5°REF 5°REF							
	S		6 REF 2.946 REF						
	U	0.200	) MIN	5.080					
	V 0.250 MIN 6.350 MIN								

# Notes

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada **Email:** ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.