



TRUTH TABLE

S	R	D	C	Q <sub>n-1</sub>
0	0	0	0	Q <sub>n-1</sub>
1	0	0	0	1
0	1	0	0	0
1	1	0	0	**
0	0	0	1	0
0	0	1	1	1

\*\* Output state not defined    0 = Don't Care

V<sub>CC1</sub> = Pin 1  
 V<sub>CC2</sub> = Pin 16  
 V<sub>EE</sub> = Pin 8

t<sub>pd</sub> = 1.6 ns typ (510-ohm load)  
 = 1.8 ns typ ( 50-ohm load)  
 P<sub>D</sub> = 220 mW typ/pkg (No Load)

### Dual Clocked Latch

This device is a Dual Clocked Latch/R-S Flip-Flop. Whenever the Clock is low, the R-S inputs control the output state. Whenever the Clock is high, the output follows the data (D) input.