

TRUTH TABLE

S	R	С	Q _{n+1}
0	0	0	an
0	0	1	a _n
1	0	1	1
0	1	1	0
1	1	1	N.D.

φ = Don't Care N.D. = Not Defined

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{FF} = Pin 8

 t_{pd} = 1.6 ns typ (510-ohm load) = 1.8 ns typ (50-ohm load)

 $P_D = 220 \text{ mW typ/pkg (No load)}$

Dual Clocked R-S Flip-Flop

This device consists of two Set-Reset flipflops in a single package which require a clock input to enable the set-reset inputs. Internal input pull-down resistors eliminate the need to return unused inputs to a negative voltage.

The device is useful as a high-speed dual storage element.