# 1-to-64 Bit Variable Length **Shift Register**

The MC14557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled Length Control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the A or B data inputs with the A/B select input. This feature is useful for recirculation purposes. A Clock Enable (CE) input is provided to allow gating of the clock or negative edge clocking capability.

The device can be effectively used for variable digital delay lines or simply to implement odd length shift registers.

### Features

- 1–64 Bit Programmable Length
- Q and  $\overline{Q}$  Serial Buffered Outputs
- Asynchronous Master Reset
- All Inputs Buffered
- No Limit On Clock Rise and Fall Times
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or one Low-power Schottky TTL Load Over the Rated Temperature Range
- This Device is Pb-Free and is RoHS Compliant

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	–0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 2)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. V<sub>in</sub> and V<sub>out</sub> should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level
- (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open. 2. Temperature Derating: "D/DW" Package: –7.0 mW/°C From 65°C To 125°C



# **ON Semiconductor®**

http://onsemi.com




SOIC-16 WB DW SUFFIX CASE 751G

### **PIN ASSIGNMENT**

L2 [	1•	16	VDD
L1 [	2	15	] L4
RESET [	3	14	] L8
CLOCK [	4	13	] L16
CE [	5	12	] L32
в	6	11	<u>]                                    </u>
A	7	10	ΙQ
V <sub>SS</sub> [	8	9	A/B SEL

### MARKING DIAGRAM



### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Logic Diagram




Figure 2. Block Diagram

### **TRUTH TABLE**

	Inputs						
Rst	A/B	Clock	CE	Q			
0	0	ſ	0	В			
0	1	Г	0	А			
0	0	1	l	В			
0	1	1	l	A			
1	Х	Х	Х	0			

Q is the output of the first selected shift register stage. X = Don't Care

### LENGTH SELECT TRUTH TABLE

L32	L16	L8	L4	L2	L1	Register Length
0	0	0	0	0	0	1 Bit
0	0	0	0	0	1	2 Bits
0	0	0	0	1	0	3 Bits
0	0	0	0	1	1	4 Bits
0	0	0	1	0	0	5 Bits
0	0	0	1	0	1	6 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	0	0	0	0	0	33 Bits
1	0	0	0	0	1	34 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	1	1	0	0	61 Bits
1	1	1	1	0	1	62 Bits
1	1	1	1	1	0	63 Bits
1	1	1	1	1	1	64 Bits

NOTE: Length equals the sum of the binary length control subscripts plus one.

			- 5	– 55°C 25°C			125°C			
Symbol	Characteristic	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 3)	Max	Min	Max	Unit
V <sub>OL</sub>	Output Voltage "0" Leve $V_{in} = V_{DD}$ or 0	5.0 10 15		0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V <sub>OH</sub>	"1" Leve	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
V <sub>IL</sub>	Input Voltage "0" Leve $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	5.0 10 15	_ _ _	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
V <sub>IH</sub>	"1" Leve $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
I <sub>OH</sub>	$\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2		-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		-1.7 -0.36 -0.9 -2.4	- - -	mAdc
I <sub>OL</sub>	$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	
l <sub>in</sub>	Input Current	15	_	±0.1	_	±0.00001	±0.1	-	±1.0	μAdc
C <sub>in</sub>	Input Capacitance (V <sub>in</sub> = 0)	-	-	-	-	5.0	7.5	-	-	pF
I <sub>DD</sub>	Quiescent Current (Per Package)	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.010 0.020 0.030	5.0 10 20	- - -	150 300 600	μAdc
Ι <sub>Τ</sub>	Total Supply Current (Notes 4, 5) (Dynamic plus Quiescent, Per Package) ( $C_L = 50 \text{ pF}$ on all outputs, all buffers switching)	5.0 10 15		•	$I_{T} = (3)$	.75 μA/kHz) .50 μA/kHz) .25 μA/kHz)	f + I <sub>DD</sub>	•	•	μAdc

#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

a) Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
b) The formulas given are for the typical characteristics only at 25°C.
c) To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

				Тур		
Symbol	Characteristic	V <sub>DD</sub>	Min	(Note 7)	Max	Unit
t <sub>TLH</sub> ,	Rise and Fall Time, Q or $\overline{Q}$ Output					ns
t <sub>THL</sub>	t <sub>TLH</sub> , t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns	5	-	100	200	
	t <sub>TLH</sub> , t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns	10	-	50	100	
	$t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) \text{ C}_{L} + 9.5 \text{ ns}$		-	40	80	
t <sub>PLH</sub> ,	Propagation Delay, Clock or $\overline{CE}$ to Q or $\overline{Q}$					ns
tPHL	$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) \text{ C}_{L} + 215 \text{ ns}$	5	_	300	600	
	$t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) \text{ C}_{L} + 97 \text{ ns}$	10	_	130	260	
	$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) \text{ C}_{L} + 65 \text{ ns}$	15	_	90	180	
t	Propagation Delay, Reset to Q or $\overline{Q}$	-				ns
t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) C <sub>L</sub> + 215 ns	5		300	600	115
PHL	$t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$	10		130	260	
	$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 70 \text{ ns}$	15		95	190	
			-			
t <sub>WH(cl)</sub>	Pulse Width, Clock	5	200	95	-	ns
		10	100	45	-	
		15	75	35	-	
t <sub>WH(rst)</sub>	Pulse Width, Reset	5	300	150	-	ns
		10	140	70	-	
		15	100	50	-	
f <sub>cl</sub>	Clock Frequency (50% Duty Cycle)	5	_	3.0	1.7	MH
		10	-	7.5	5.0	
		15	-	13.0	6.7	
t <sub>su</sub>	Setup Time, A or B to Clock or CE					ns
04	Worst case condition: $L1 = L2 = L4 = L8 =$	5	700	350	-	
	$L16 = L32 = V_{SS}$ (Register Length = 1)	10	290	130	_	
		15	145	85	_	
	Best case condition: $L32 = V_{DD}$ , L1 through L16 =	5	400	45	_	
	Don't Care (Any register length from 33 to 64)	10	165	5	_	
		15	60	0	_	
t <sub>h</sub>	Hold Time, Clock or CE to A or B	-		-		ns
٩n	Best case condition: $L1 = L2 = L4 = L8 = L16 =$	5	200	-150	_	110
	L32 = $V_{SS}$ (Register Length = 1)	10	100	-60	_	
		15	10	-50	_	
	Worst case condition: $122 - \frac{1}{2}$	5	400	50	_	_
	Worst case condition: $L32 = V_{DD}$ , L1 through L16 =	10	400 185	25	_	
	Don't Care (Any register length from 33 to 64)	15	85	23	_	
4	Dise and Fell Time, Cleak		00	22		
t <sub>r</sub> , tr	Rise and Fall Time, Clock	5 10		No Limit		-
t <sub>f</sub>						
		15		1		
t <sub>r</sub> ,	Rise and Fall Time, Reset or CE	5	-	-	15	μs
t <sub>f</sub>		10	-	-	5	
		15	-	-	4	
t <sub>rem</sub>	Removal Time, Reset to Clock or CE	5	160	80	-	ns
		10	80	40	-	
		15	70	35	_	

### SWITCHING CHARACTERISTICS (Note 6) (C<sub>L</sub> = 50 pF, T<sub>A</sub> = $25^{\circ}$ C)

6. The formulas given are for the typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 3. Timing Diagram

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14557BDWR2G	SOIC-16 WB (Pb-Free)	1000 / Tape & Reel
MC14557BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



NOTES

- DIMENSIONS ARE IN MILLIMETERS. 1.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 2.
- 3. DIMENSIONS D AND E DO NOT INLCUDE
- MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR 5. PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
С	0.23	0.32				
D	10.15	10.45				
E	7.40	7.60				
е	1.27	BSC				
н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
q	0 °	7 °				

SOLDERING FOOTPRINT 16X 0.58 -> 11.00 16X 1 27 1.62 PITCH DIMENSIONS: MILLIMETERS

ON Semiconductor and the 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other industries, Ltc (SoLLC) of its subsidiaries interventee to the online of states and/or other control to the secrets, and other industries, Ltc (SoLLC) of its subsidiaries interventee to the control control to the secrets, and other industries, Ltc (SoLLC) of its subsidiaries interventee to the control to the secrets, and other industries, Ltc (SoLLC) of its subsidiaries interventee to the control to the secrets, and states and/or other control to the secrets, and other industries, Ltc (SoLLC) of its subsidiaries interventee to the secrets, and secrets, and other interventee to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use a component in surface intervent in events in the surface in which any being in which any being individed for experiments. or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative