

Dual Type D Master-Slave Flip-Flop


The MC10131 is a dual master–slave type D flip–flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable (C_E) inputs. Each flip–flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip–flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip–flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

- $P_D = 235 \text{ mW typ/pkg}$ (No Load)
- $F_{Tog} = 160 \text{ MHz typ}$
- $t_{pd} = 3.0 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%-80%)










ON Semiconductor

http://onsemi.com



WW = Work Week

CLOCKED TRUTH TABLE

| С | D | Q _{n+1} |
|---|---|------------------|
| L | Х | Q _n |
| Н | L | L |
| Н | Н | Н |

 $\mathsf{C}=\mathsf{C}_\mathsf{E}+\mathsf{C}_\mathsf{C}\mathsf{.}\mathsf{A}$ clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

| R | S | Q _{n+1} |
|---|---|------------------|
| L | L | Q _n |
| L | Н | Н |
| н | L | L |
| Н | н | N.D. |

N.D. = Not Defined

ORDERING INFORMATION

| Device | Package | Shipping | | |
|-----------|---------|-----------------|--|--|
| MC10131L | CDIP-16 | 25 Units / Rail | | |
| MC10131P | PDIP-16 | 25 Units / Rail | | |
| MC10131FN | PLCC-20 | 46 Units / Rail | | |

ELECTRICAL CHARACTERISTICS

| | | Pin Under | Test Limits | | | | | | | |
|---|--|-----------------------|--------------------------|---------------------------------|--------------------------|--------------------------|---------------------------------|--------------------------|---------------------------------|------|
| | | | –30°C | | +25°C | | | +85°C | | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | Ι _Ε | 8 | | 62 | | 45 | 56 | | 62 | mAdd |
| Input Current | l _{inH} | 4 5 6 7 9 | | 525 525 350 390 425 | | | 330 330 220 245 265 | | 330 330 220 245 265 | μAdc |
| | I _{inL} | 4, 5* 6, 7, 9* | 0.5 0.5 | | 0.5 0.5 | | | 0.3 0.3 | | μAdc |
| Output Voltage Logic 1 | V _{OH} | 2 2† | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 2 3† | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | V _{OHA} | 2 2† | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | V _{OLA} | 2 3† | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50 Ω Load) Clock Input | | | | | | | | | | ns |
| Propagation Delay | t _{9+2–} t ₉₊₂₊ t ₆₊₂₊ t _{6+2–} | 2 2 2 2 | 1.7 1.7 1.7 1.7 | 4.6 4.6 4.6 4.6 | 1.8 1.8 1.8 1.8 | 3.0 3.0 3.0 3.0 | 4.5 4.5 4.5 4.5 | 1.8 1.8 1.8 1.8 | 5.0 5.0 5.0 5.0 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.0 | 4.6 | 1.1 | 2.5 | 4.5 | 1.1 | 4.9 | |
| Fall Time (20 to 80%) | t ₂₋ | 2 | 1.0 | 4.6 | 1.1 | 2.5 | 4.5 | 1.1 | 4.9 | |
| Set Input Propagation Delay | t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋ | 2 15 3 14 | 1.7 1.7 1.7 1.7 | 4.4 4.4 4.4 4.4 | 1.8 1.8 1.8 1.8 | 2.8 2.8 2.8 2.8 | 4.3 4.3 4.3 4.3 | 1.8 1.8 1.8 1.8 | 4.8 4.8 4.8 4.8 | ns |
| Reset Input | | | | | | | | | | ns |
| Propagation Delay | t ₄₊₂ t ₁₃₊₁₅ t ₄₊₃ t ₁₃₊₁₄₊ | 2 15 3 14 | 1.7 1.7 1.7 1.7 | 4.4 4.4 4.4 4.4 | 1.8 1.8 1.8 1.8 | 2.8 2.8 2.8 2.8 | 4.3 4.3 4.3 4.3 | 1.8 1.8 1.8 1.8 | 4.8 4.8 4.8 4.8 | |
| Setup Time | t _{setup} | 7 | 2.5 | | 2.5 | | | 2.5 | | ns |
| Hold Time | t _{hold} | 7 | 1.5 | | 1.5 | | | 1.5 | | ns |
| Toggle Frequency (Max) | f _{tog} | 2 | 125 | | 125 | 160 | | 125 | | MHz |

* Individually test each input applying V_{IH} or V_{IL} to input under test.

 \dagger Output level to be measured after a clock pulse has been applied to the \overline{C}_E Input (Pin 6)

V_{IHmax}
V_{ILmin}

ELECTRICAL CHARACTERISTICS (continued)

| | | | TEST VOLTAGE VALUES (Volts) | | | | | |
|--|--|-----------------------|---|--------------------|---------------------|---------------------|-----------------------|--|
| | @ Test Te | mperature | V _{IHmax} V _{ILmin} V _{IHAmin} V _{ILAmax} V _{EE} | | | | | |
| | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | Pin | TEST V | OLTAGE A | PPLIED TO I | PINS LISTED E | BELOW | |
| Characteristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | V _{EE} | (V _{CC}) Gnd |
| Power Supply Drain Current | Ι _Ε | 8 | | | | | 8 | 1, 16 |
| Input Current | l _{inH} | 4 5 6 7 9 | 4 5 6 7 9 | | | | 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| | I _{inL} | 4, 5* 6, 7, 9* | | * | | | 8 8 | 1, 16 1, 16 |
| Output Voltage Logic | 1 V _{OH} | 2 2† | 5 7 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage Logic | 0 V _{OL} | 2 3† | 5 7 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage Logic | 1 V _{OHA} | 2 2† | | | 5 7 | 9 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage Logic | 0 V _{OLA} | 2 3† | | | 5 7 | 9 | 8 8 | 1, 16 1, 16 |
| Switching Times (50Ω Load Clock Input | 1) | | +1.11Vdc | | Pulse In | Pulse Out | –3.2 V | +2.0 V |
| Propagation Dela | y t ₉₊₂₋ t ₉₊₂₊ t ₆₊₂₊ t ₆₊₂₋ | 2 2 2 2 | 777 | | 9 9 6 6 | 2 2 2 2 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time (20 to 80% | 5) t ₂₊ | 2 | 7 | | 9 | 2 | 8 | 1, 16 |
| Fall Time (20 to 80% | b) t ₂₋ | 2 | | | 9 | 2 | 8 | 1, 16 |
| Set Input Propagation Dela | y t5+2+ t12+15+ t5+3- t12+14- | 2 15 3 14 | 6 9 | | 5 12 5 12 | 2 15 3 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Reset Input Propagation Dela | | 2 15 3 14 | 6 9 | | 4 13 4 13 | 2 15 3 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Setup Time | t _{setup} | 7 | | | 6, 7 | 2 | 8 | 1, 16 |
| Hold Time | t _{hold} | 7 | | | 6, 7 | 2 | 8 | 1, 16 |
| Toggle Frequency (Max) | f _{tog} | 2 | | | 6 | 2 | 8 | 1, 16 |


* Individually test each input applying V_{IH} or V_{IL} to input under test.

 \ddagger Output level to be measured after a clock pulse has been applied to the $\overline{C}_{\mathsf{E}}$ Input (Pin 6)


— V_{IHmax} — V_{ILmin}

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibitum has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL.
DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

| | INC | HES | MILLIMETERS | | |
|-----|-----------|-------|-------------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.750 | 0.785 | 19.05 | 19.93 | |
| В | 0.240 | 0.295 | 6.10 | 7.49 | |
| С | | 0.200 | | 5.08 | |
| D | 0.015 | 0.020 | 0.39 | 0.50 | |
| Е | 0.050 BSC | | 1.27 BSC | | |
| F | 0.055 | 0.065 | 1.40 | 1.65 | |
| G | 0.100 | BSC | 2.54 | BSC | |
| Н | 0.008 | 0.015 | 0.21 | 0.38 | |
| κ | 0.125 | 0.170 | 3.18 | 4.31 | |
| L | 0.300 BSC | | 7.62 | BSC | |
| Μ | 0 ° | 15 ° | 0 ° | 15° | |
| Ν | 0.020 | 0.040 | 0.51 | 1.01 | |

-A-<u>ሳ ስ ስ ስ</u> 16 в 0 L $\Box \Box$ ι, հ - C S -T- SEATING PLANE H G **D** 16 PL

P SUFFIX PLASTIC DIP PACKAGE CASE 648-08 ISSUE R

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL

| | INC | HES | MILLIN | IETERS | | |
|-----|-------|-------|----------|--------|--|--|
| DIM | MIN | MAX | MIN | MAX | | |
| Α | 0.740 | 0.770 | 18.80 | 19.55 | | |
| В | 0.250 | 0.270 | 6.35 | 6.85 | | |
| C | 0.145 | 0.175 | 3.69 | 4.44 | | |
| D | 0.015 | 0.021 | 0.39 | 0.53 | | |
| F | 0.040 | 0.70 | 1.02 | 1.77 | | |
| G | 0.100 | BSC | 2.54 | BSC | | |
| Н | 0.050 | BSC | 1.27 BSC | | | |
| J | 0.008 | 0.015 | 0.21 | 0.38 | | |
| K | 0.110 | 0.130 | 2.80 | 3.30 | | |
| L | 0.295 | 0.305 | 7.50 | 7.74 | | |
| Μ | 0 ° | 10 ° | 0 ° | 10 ° | | |
| S | 0.020 | 0.040 | 0.51 | 1.01 | | |

Notes

DEWICE NOT RECOMMENDED FOR MENDESIGN

Notes

DEWCE NOT RECOMMENDED FOR MENDESIGN

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

OR NEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.