# **3.3V TTL/CMOS to Differential PECL Translator**

The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline 8–lead SOIC package and the single gate of the EPT20 makes it ideal for those applications where space, performance, and low power are at a premium.

The 100 Series contains temperature compensation.

- 390 ps Typical Propagation Delay
- Maximum Frequency > 1 Ghz Typical
- Differential 3.3 V PECL Outputs
- PNP TTL Inputs for Minimal Loading
- V<sub>CC</sub> Range of 3.0V to 3.6V
- ESD Protection: >1.5 KV HBM, >200 V MM, >2 KV CDM
- Q Output will default HIGH with inputs open
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack. For Additional Information, See Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 150 devices




Figure 1. 8-Lead Pinout (Top View) and Logic Diagram


PIN	FUNCTION
Q, <u>Q</u>	Differential PECL Outputs
D	TTL Input
V <sub>CC</sub>	Positive Supply
GND	Ground
NC	No Connect



# ON Semiconductor<sup>™</sup>

http://onsemi.com

MARKING DIAGRAMS\*



•••		-
А	= Assembly Location	W

tion W = Work Week

#### **ORDERING INFORMATION**

Device	Device Package							
MC10EPT20D	SO–8	98 Units/Rail						
MC10EPT20DR2	SO–8	2500 Tape & Reel						
MC100EPT20D	SO–8	98 Units/Rail						
MC100EPT20DR2	SO–8	2500 Tape & Reel						
MC10EPT20DT	TSSOP-8	98 Units/Rail						
MC10EPT20DTR2	TSSOP-8	2500 Tape & Reel						
MC100EPT20DT	TSSOP-8	98 Units/Rail						
MC100EPT20DTR2	TSSOP-8	2500 Tape & Reel						

#### MAXIMUM RATINGS (Note 1.)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	Power Supply	GND = 0 V		6	V
VI	Input Voltage	GND = 0 V	$V_{I} \leq V_{CC}$	6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
ТА	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	8 SOIC 8 SOIC	190 130	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction to Case)	std bd	8 SOIC	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	8 TSSOP 8 TSSOP	185 140	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction to Case)	std bd	8 TSSOP	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

1. Maximum Ratings are those values beyond which device damage may occur.

#### LVTTL INPUT DC CHARACTERISTICS $V_{CC}$ = 3.3 V; GND = 0 V; T<sub>A</sub> = -40°C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>IH</sub>	Input HIGH Current (V <sub>in</sub> = 2.7V)			20	μA
I <sub>IHH</sub>	Input HIGH Current MAX (V <sub>in</sub> = 6.0V)			100	μA
I <sub>IL</sub>	Input LOW Current (V <sub>in</sub> = 0.5V)			-0.6	mA
V <sub>IK</sub>	Input Clamp Voltage (I <sub>in</sub> = -18mA)			-1.2	V
V <sub>IH</sub>	Input HIGH Voltage	2.0			V
VIL	Input LOW Voltage			0.8	V

#### 10EPT PECL OUTPUT DC CHARACTERISTICS $V_{CC}$ = 3.3V; GND = 0V (Note 2.)

		-40°C		25°C		85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
ICC	Power Supply Current HIGH	18	23	28	18	23	28	19	24	29	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3.)	2165	2290	2415	2230	2355	2480	2290	2415	2540	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3.)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV

NOTE: 10EPT circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

2. Output parameters vary 1:1 with V<sub>CC</sub>.

3. All loading with 50 ohms to  $V_{CC}$ -2.0 volts.

#### 100EPT PECL OUTPUT DC CHARACTERISTICS $V_{CC} = 3.3 V$ , GND = 0 V (Note 4.)

		–40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	20	25	30	22	27	32	23	28	33	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5.)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5.)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV

NOTE: 100EPT circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

4. Output parameters vary 1:1 with V\_{CC}. 5. All loading with 50 ohms to V\_{CC}–2.0 volts.

Max

> 1

490 170

< 2

190

Unit

GHz

ps

ps

ps

ps

			–40°C		25°C			85°C	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур
f <sub>max</sub>	Maximum Frequency (See Figure 2. F <sub>max</sub> /JITTER)			> 1			> 1		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	280	350	430	300	370	450	320	400
t <sub>SKEW</sub>	Device-to-Device Skew (Note 7.)			150			150		
t <sub>JITTER</sub>	Cycle–to–Cycle Jitter (See Figure 2. F <sub>max</sub> /JITTER)		1	< 2		1	< 2		1

### AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V; GND = 0 V (Note 6.)

6. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to V<sub>CC</sub>–2.0 V.

70

100

170

80

120

180

90

140

Q, <u>Q</u>

7. Skew is measured between outputs under identical transitions.

**Output Rise/Fall Times** 

(20% - 80%)

t<sub>r</sub>

t<sub>f</sub>






Figure 2. F<sub>max</sub>/Jitter






### **Resource Reference of Application Notes**

AN1404	$- \qquad \text{ECLinPS Circuit Performance at Non-Standard V_{\text{IH}} Levels}$
AN1405	<ul> <li>ECL Clock Distribution Techniques</li> </ul>
AN1406	<ul> <li>Designing with PECL (ECL at +5.0 V)</li> </ul>
AN1504	<ul> <li>Metastability and the ECLinPS Family</li> </ul>
AN1568	<ul> <li>Interfacing Between LVDS and ECL</li> </ul>
AN1650	<ul> <li>Using Wire–OR Ties in ECLinPS Designs</li> </ul>
AN1672	<ul> <li>The ECL Translator Guide</li> </ul>
AND8001	<ul> <li>Odd Number Counters Design</li> </ul>
AND8002	<ul> <li>Marking and Date Codes</li> </ul>
AND8009	<ul> <li>ECLinPS Plus Spice I/O Model Kit</li> </ul>
AND8020	<ul> <li>Termination of ECL Logic Devices</li> </ul>

### PACKAGE DIMENSIONS




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE

MAAMUM WOLD PROTHUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

## PACKAGE DIMENSIONS

**TSSOP-8** DT SUFFIX CASE 948R-02 **ISSUE A** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.90	3.10	0.114	0.122	
В	2.90	3.10	0.114	0.122	
С	0.80	1.10	0.031	0.043	
D	0.05	0.15	0.002	0.006	
F	0.40	0.70	0.016	0.028	
G	0.65	BSC	0.026	BSC	
K	0.25	0.40	0.010	0.016	
L	4.90	BSC	0.193 BSC		
M	0°	6 °	0°	6 °	

# <u>Notes</u>

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

- German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET) Email: ONlit–german@hibbertco.com French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
- Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com Toll–Free from Mexico: Dial 01–800–288–2872 for Access –

then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.