19-2648; Rev 0; 10/02

EVALUATION KIT AVAILABLE

IVIXI/V 1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

General Description


The MAX9316A is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows selection between two inputs: one differential and one single ended. The selected input is reproduced at five differential outputs. The differential input can be adapted to accept a single-ended input by connecting the on-chip V_{BB} supply to one input as a reference voltage.

The MAX9316A features low output-to-output skew (20ps), making it ideal for clock and data distribution across a backplane or board. For interfacing to differential HSTL and (LV)PECL signals, this device operates over a 3.0V to 5.5V supply range, allowing high-performance clock or data distribution in systems with a nominal 3.3V or 5.0V supply. For differential (LV)ECL operation, this device operates with a -3.0V to -5.5V supply.

The MAX9316A is offered in a 20-pin wide SO package.

Applications

Precision Clock Distribution Low-Jitter Data Repeaters Data and Clock Drivers and Buffers Central-Office Backplane Clock Distribution DSLAM Backplane Base Stations ATE



Functional Diagram appears at end of data sheet.

_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.


Features

- Guaranteed 400mV Differential Output at 1.5GHz
- Selectable Single-Ended or Differential Input
- 130ps (max) Part-to-Part Skew at +25°C
- ♦ 20ps Output-to-Output Skew
- ♦ 365ps Propagation Delay
- Synchronous Output Enable/Disable
- On-Chip Reference for Single-Ended Inputs
- Input Biased to Low when Open
- Pin Compatible with MC100EL14

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
|-------------|----------------|-------------|
| MAX9316AEWP | -40°C to +85°C | 20 Wide SO |

Pin Configuration



ABSOLUTE MAXIMUM RATINGS

| V _{CC} - V _{EE} | |
|---|--|
| For V _{CC} - V _{EE} \leq 4.2VV _{EE} - 0.3V to V _{CC} + 0.3V | |
| For $V_{CC} - V_{EE} > 4.2V$ $V_{EE} - 4.2V$ to $V_{CC} + 0.3V$ | |
| CLK to CLK±3.0V | |
| Continuous Output Current | |
| Surge Output Current100mA | |
| V _{BB} Sink/Source Current±0.65mA | |
| Continuous Power Dissipation ($T_A = +70^{\circ}C$) | |
| Single-Layer PC Board | |
| 20-Pin Wide SO (derate 10mW/°C above +70°C)800mW | |
| Junction-to-Ambient Thermal Resistance in Still Air | |
| Single-Layer PC Board | |
| 20-Pin Wide SO+100°C/W | |
| | |

| Junction-to-Ambient Thermal Resistance with |
|---|
| 500LFPM Airflow |
| Single-Layer PC Board |
| 20-Pin Wide SO+58°C/W |
| Junction-to-Case Thermal Resistance |
| 20-Pin Wide SO+20°C/W |
| Operating Temperature Range40°C to +85°C |
| Junction Temperature+150°C |
| Storage Temperature Range65°C to +150°C |
| ESD Protection |
| Human Body Model (Inputs and Outputs) |
| Lead Temperature (soldering, 10s)+300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ SEL} = \text{high or low}, \overline{EN} = \text{low}, \text{ unless otherwise noted}.$ Typical values are at $V_{CC} - V_{EE} = 5.0V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V.$ (Notes 1, 2, 3)

| DADAMETER | | CONDITIONS | | -40°C | | +25°C | | | +85°C | | | |
|---------------------------------------|-------------------------------------|---|----------------------------|-------|----------------------------|----------------------------|-----|----------------------------|----------------------------|-----|----------------------------|-------|
| PARAMETER | SYMBOL | | MIN | ТҮР | MAX | MIN | TYP | MAX | MIN | ТҮР | MAX | UNITS |
| SINGLE-ENDED INF | SINGLE-ENDED INPUTS (SCLK, SEL, EN) | | | | | | | | | | | |
| Input High Voltage | VIH | | V _{CC} - 1.095 | | V _{CC} | V _{CC} - 1.125 | | V _{CC} | V _{CC} - 1.125 | | V _{CC} | V |
| Input Low Voltage | VIL | $(V_{CC} - V_{EE}) \le 4.2$ | V _{EE} | | V _{CC} - 1.495 | V _{EE} | | V _{CC} - 1.495 | VEE | | V _{CC} - 1.575 | V |
| | VIL | $(V_{CC} - V_{EE}) > 4.2V$ | V _{CC} - 4.2 | | V _{CC} - 1.495 | V _{CC} - 4.2 | | V _{CC} - 1.495 | V _{CC} - 4.2 | | V _{CC} - 1.575 | |
| Input Current | lin | VIL(MIN), VIH(MAX) | -300 | | +300 | -300 | | +300 | -300 | | +300 | μA |
| DIFFERENTIAL INP | UTS (CLK, | CLK) | | | | | | | | | | |
| Single-Ended Input High Voltage | VIH | CLK connected to V _{BB} , Figure 1 | V _{CC} - 1.095 | | Vcc | V _{CC} - 1.125 | | Vcc | V _{CC} - 1.125 | | V _{CC} | V |
| Single-Ended Input | nded Input | $\label{eq:clk} \hline \hline CLK \ connected to \\ V_{BB}, \ Figure \ 1 \\ (V_{CC} - V_{EE}) \leq 4.2V \\ \hline \hline$ | V _{EE} | | V _{CC} - 1.495 | VEE | | V _{CC} - 1.495 | V _{EE} | | V _{CC} - 1.575 | V |
| Low Voltage | VIL | $\overline{\text{CLK}}$ connected to V _{BB} , Figure 1 (V _{CC} - V _{EE}) > 4.2V | V _{CC} - 4.2 | | V _{CC} - 1.495 | V _{CC} - 4.2 | | V _{CC} - 1.495 | V _{CC} - 4.2 | | V _{CC} - 1.575 | V |
| High Voltage of Differential Input | VIHD | | V _{EE} + 1.2 | | V _{CC} | V _{EE} + 1.2 | | V _{CC} | V _{EE} + 1.2 | | V _{CC} | V |
| Low Voltage of Differential Input | VILD | | V _{EE} | | V _{CC} - 0.095 | VEE | | V _{CC} - 0.095 | VEE | | V _{CC} - 0.095 | V |

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ SEL} = \text{high or low, } \overline{EN} = \text{low, unless otherwise noted. Typical values are at } V_{CC} - V_{EE} = 5.0V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V.) (Notes 1, 2, 3)$

| DADAMETER | CYMPOL | CONDITIONS | | -40°C | | +25°C | | | +85°C | | | UNITS |
|--|--------------------------------------|------------------------------|----------------------------|-------|----------------------------|----------------------------|-----|----------------------------|----------------------------|-----|----------------------------|-------|
| PARAMETER | SYMBOL | | MIN | ТҮР | MAX | MIN | ТҮР | МАХ | MIN | ТҮР | MAX | |
| Differential Input Voltage | Vihd - Vild | | 0.095 | | 3.0 | 0.095 | | 3.0 | 0.095 | | 3.0 | V |
| Input Current | l _{IN} | VIH, VIL, VIHD, VILD | -300 | | +300 | -300 | | +300 | -300 | | +300 | μA |
| OUTPUTS (Q_, $\overline{Q}_)$ | | | | | | | | | | | | |
| Single-Ended Output High Voltage | V _{OH} | Figure 1 | V _{CC} - 1.085 | | V _{CC} - 0.865 | V _{CC} - 1.025 | | V _{CC} - 0.865 | V _{CC} - 1.025 | | V _{CC} - 0.865 | V |
| Single-Ended Output Low Voltage | V _{OL} | Figure 1 | V _{CC} - 1.910 | | V _{CC} - 1.555 | V _{CC} - 1.840 | | V _{CC} - 1.620 | V _{CC} - 1.810 | | V _{CC} - 1.620 | V |
| Differential Output Voltage | V _{OH} - V _{OL} | Figure 1 | 550 | | 910 | 550 | | 910 | 550 | | 910 | mV |
| REFERENCE (V _{BB}) | | | | | | | | | | | | |
| Reference Voltage Output (Note 4) | V _{BB} | $I_{BB} = \pm 0.5 \text{mA}$ | V _{CC} - 1.40 | | V _{CC} - 1.19 | V _{CC} - 1.40 | | V _{CC} - 1.22 | V _{CC} - 1.48 | | V _{CC} - 1.22 | V |
| POWER SUPPLY | | | | | | | | | | | | |
| Supply Current (Note 5) | IEE | | | 30 | 40 | | 32 | 40 | | 34 | 43 | mA |

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs are loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ input frequency } \leq 1.5GHz, \text{ input transition time} = 125ps$ (20% to 80%), SEL = high or low, $\overline{EN} = \text{low}, V_{IHD} = V_{EE} + 1.2V \text{ to } V_{CC}, V_{ILD} = V_{EE} \text{ to } V_{CC} - 0.15V, V_{IHD} - V_{ILD} = 0.15V \text{ to } 3V, \text{ unless}$ otherwise noted. Typical values are at $V_{CC} - V_{EE} = 5.0V$.) (Notes 1, 6)

| DADAMETED | SYMBOL CONDITIONS | | | -40°C | | +25°C | | | +85°C | | | |
|---|---------------------------------|--|-----|-------|-----|-------|-----|-----|-------|-----|-----|----------|
| PARAMETER | STMBUL | CONDITIONS | MIN | ТҮР | MAX | MIN | ТҮР | MAX | MIN | ТҮР | MAX | UNITS |
| CLK to Q_ Delay (Differential) | tPLHD1, tPHLD1 | Figure 2 | 290 | | 400 | 310 | | 440 | 300 | | 520 | ps |
| SCLK to Q_ Delay | tplhd3, tphld3 | $V_{IL} = V_{CC} - 1.55V,$ $V_{IH} = V_{CC} - 1.09V,$ Figure 3 | 290 | | 400 | 310 | | 440 | 300 | | 520 | ps |
| Output-to-Output Skew (Note 7) | tskoo | | | 5 | 30 | | 20 | 40 | | 20 | 50 | ps |
| Part-to-Part Skew (Note 8) | t SKPP | | | | 110 | | | 130 | | | 220 | ps |
| Added Random Jitter (Note 9) | t _{RJ} | f _{IN} = 1.5GHz clock | | 0.8 | 1.2 | | 0.8 | 1.2 | | 0.8 | 1.2 | ps (RMS) |
| Added Deterministic Jitter (Note 9) | tDJ | 1.5Gbps 2E ²³ - 1 PRBS pattern | | 50 | 70 | | 50 | 70 | | 50 | 70 | Psp-p |
| Switching Frequency | fMAX | (V _{OH} - V _{OL}) ≥ 400mV, Figure 2 | 1.5 | | | 1.5 | | | 1.5 | | | GHz |
| Output Rise/Fall Time (20% to 80%) | t _R , t _F | Figure 2 | 80 | | 120 | 90 | | 130 | 90 | | 145 | ps |

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: DC parameters are production tested at $T_A = +25^{\circ}C$ and guaranteed by design over the full operating temperature range.

Note 4: Use V_{BB} only for inputs that are on the same device as the V_{BB} reference.

Note 5: All pins are open except V_{CC} and V_{EE}.

Note 6: Guaranteed by design and characterization. Limits are set at ±6 sigma.


Note 7: Measured between outputs of the same part at the signal crossing points for a same-edge transition.

Note 8: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.

Note 9: Device jitter added to a jitter-free input signal.

Typical Operating Characteristics

 $(V_{CC} = 5.0V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.15V$, input transition time = 125ps (20% to 80%), $f_{IN} = 1.5GHz$, outputs loaded with 50 Ω to ($V_{CC} - 2V$), $T_A = +25^{\circ}C$, unless otherwise noted.)



Pin Description

| PIN | NAME | FUNCTION |
|--------|-----------------|---|
| 1 | Q0 | Noninverting Q0 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 2 | $\overline{Q0}$ | Inverting Q0 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 3 | Q1 | Noninverting Q1 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 4 | Q1 | Inverting Q1 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 5 | Q2 | Noninverting Q2 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 6 | $\overline{Q2}$ | Inverting Q2 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 7 | Q3 | Noninverting Q3 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 8 | $\overline{Q3}$ | Inverting Q3 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 9 | Q4 | Noninverting Q4 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 10 | $\overline{Q4}$ | Inverting Q4 Output. Typically terminate with 50 Ω resistor to (V _{CC} - 2V). |
| 11 | VEE | Negative Supply Voltage |
| 12 | SEL | Clock Select Input (Single Ended). Drive low to select the CLK, $\overline{\text{CLK}}$ input. Drive high to select the SCLK input. The SEL threshold is equal to V _{BB} . Internal 30k Ω pulldown to V _{EE} and 30k Ω pullup to V _{CC} . |
| 13 | V _{BB} | Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass with a 0.01µF ceramic capacitor to V _{CC} ; otherwise, leave it unconnected. |
| 14 | CLK | Inverting Differential Clock Input. Internal $45k\Omega$ pullup to V _{CC} and $45k\Omega$ pulldown to V _{EE} . |
| 15 | CLK | Noninverting Differential Clock Input. Internal 30k Ω pulldown to V _{EE} and 45k Ω pullup to V _{CC} . |
| 16 | SCLK | Single-Ended Clock Input. Internal 30k Ω pulldown to V _{EE} and 45k Ω pullup to V _{CC} . |
| 17 | N.C. | Not Internally Connected. Solder to PC board for package thermal dissipation. |
| 18, 20 | V _{CC} | Positive Supply Voltage. Bypass V_{CC} to V_{EE} with 0.1µF and 0.01µF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device. |
| 19 | ĒN | Output Enable Input. Outputs are synchronously enabled on the falling edge of the clock input when $\overline{\text{EN}}$ is low. Outputs are synchronously set to low on the falling edge of the clock input when $\overline{\text{EN}}$ is high. Internal $30k\Omega$ pulldown to V _{EE} and $30k\Omega$ pullup to V _{CC} . |

Detailed Description

The MAX9316A is a low-skew, 1-to-5 differential driver designed for clock or data distribution. A 2-to-1 MUX selects one of the two clock inputs, CLK, \overline{CLK} and SCLK. The CLK and \overline{CLK} inputs are differential while the SCLK is single ended. The MUX is switched by the single-ended SEL input. A logic low selects the CLK input and a logic high selects the SCLK input. The SEL logic threshold is set by the internal voltage reference VBB. SEL input can be driven by V_{CC} and V_{EE} or by a single-ended (LV)PECL/(LV)ECL signal. The selected input is reproduced at five differential outputs, Q0 to Q4.

Synchronous Enable

The MAX9316A is synchronously enabled and disabled with outputs in the low state to eliminate shortened clock pulses. $\overline{\text{EN}}$ is connected to the input of an edge-triggered D flip-flop. After power-up, drive $\overline{\text{EN}}$ low and toggle the selected clock input to enable the outputs. The outputs are enabled on the falling edge of the selected clock input after $\overline{\text{EN}}$ goes low. The outputs are disabled to a low state on the falling edge of the select-ed clock input after $\overline{\text{EN}}$ goes high. The threshold for $\overline{\text{EN}}$ is equal to V_{BB}.

Power Supply

/N/XI/N

For interfacing to differential HSTL and (LV)PECL signals, the V_{CC} range is from 3.0 to 5.5V (with V_{EE}

grounded), allowing high-performance clock or data distribution in systems with a nominal 5.0V supply. For interfacing to differential (LV)ECL, the VEE range is -3.0V to -5.5V (with V_{CC} grounded). Output levels are referenced to V_{CC} and are considered (LV)PECL or (LV)ECL, depending on the level of the V_{CC} supply. With V_{CC} connected to a positive supply and V_{EE} connected to ground, the outputs are (LV)PECL. The outputs are (LV)ECL when V_{CC} is connected to ground and V_{EE} is connected to a negative supply.

Input Bias Resistors

When the CLK and $\overline{\text{CLK}}$ inputs are open, the internal bias resistors set the inputs to differential low state. The inverting input ($\overline{\text{CLK}}$) is biased with a $45 k\Omega$ pullup to V_{CC} and a $45 k\Omega$ pulldown to V_{EE}. The noninverting input (CLK) and SCLK are biased with a $45 k\Omega$ pullup to V_{CC} and a 30k Ω pulldown to V_{EE}. The single-ended inputs (SEL, $\overline{\text{EN}}$) are each biased with a 30k Ω pulldown to V_{EE} and a 30k Ω pullup to V_{CC}.

Differential Clock Input Limits

The maximum magnitude of the differential signal applied to the differential clock input is 3.0V. This limit also applies to the difference between any reference voltage input and a single-ended input. Specifications for the high and low voltages of a differential input (V_{IHD} and V_{ILD}) and the differential input voltage (V_{IHD} - V_{ILD}) apply simultaneously.

Single-Ended Clock Input and VBB

The differential clock input can be configured to accept a single-ended input. This is accomplished by connecting the on-chip reference voltage, V_{BB}, to the inverting or noninverting input of the differential input as a reference. For example, the differential CLK, CLK input is converted to a noninverting, single-ended input by connecting VBB to CLK and connecting the single-ended input signal to CLK. Similarly, an inverting configuration is obtained by connecting VBB to CLK and connecting the single-ended input to CLK. With a differential input configured as single ended (using VBB), the singleended input can be driven to VCC and VEE or with a single-ended (LV)PECL/(LV)ECL signal. Note that the single-ended input must be least VBB ±95mV or a differential input of at least 95mV to switch the outputs to the VOH and VOI levels specified in the DC Electrical Characteristics table.

When using the V_{BB} reference output, bypass it with a 0.01μ F ceramic capacitor to V_{CC}. If the V_{BB} reference is not used, leave it open. The V_{BB} reference can source or sink 0.5mA. Use V_{BB} only for an input that is on the same device as the V_{BB} reference.

Applications Information

Supply Bypassing

Bypass V_{CC} to V_{EE} with high-frequency, surface-mount, ceramic, 0.1μ F and 0.01μ F capacitors in parallel as close to the device as possible, with the 0.01μ F capacitor closest to the device. Use multiple parallel vias to minimize parasitic inductance. When using the V_{BB} reference output, bypass it with a 0.01μ F ceramic capacitor to V_{CC} (if the V_{BB} reference is not used, it can be left open).

Controlled-Impedance Traces

Input and output trace characteristics affect the performance of the MAX9316A. Connect input and output signals with 50 Ω characteristic impedance traces. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50 Ω characteristic impedance through cables and connectors. Reduce skew within a differential pair by matching the electrical length of the traces.

Output Termination

Terminate outputs with 50Ω to V_{CC} - 2V or use an equivalent Thevenin termination. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if Q0 is used as a single-ended output, terminate both Q0 and $\overline{Q0}$.

Chip Information

TRANSISTOR COUNT: 616 PROCESS: Bipolar








Figure 1. MAX9316A Switching Characteristics with Single-Ended Input




Figure 2. MAX9316A Timing Diagram




Figure 3. MAX9316A Timing Diagram for SCLK





Figure 4. MAX9316A EN Timing Diagram


MAX9316A

Functional Diagram



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



MAX9316A

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2002 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.

_ 11