## Dual－Output，1MHz DC－DC Boost Converter for PCMCIA Applications


#### Abstract

General Description The MAX624 is a dual DC－DC converter intended for size－constrained applications，such as power supplies that must fit inside PCMCIA memory cards．At the heart of the MAX624 are two boost－topology converters，plus auxiliary functions including a start－up inrush surge－cur－ rent limiter and a power－on reset output with timer （power－good signal）．The MAX624 accepts input volt－ ages from 3 V to 5.5 V and generates two outputs：a fixed $5 \mathrm{~V} \pm 4 \%$ output at 200 mA （guaranteed），and an adjustable auxiliary output that is configurable for vari－ ous loads with an external power transistor．The auxil－ iary output is typically set to $12 \mathrm{~V} \pm 2 \%$ for flash memory applications，but can be adjusted via a resistor divider from VIN to 30 V or more． The MAX624＇s high switching frequency（ 1 MHz ） reduces external component sizes．High－frequency switching losses have minimal impact on efficiency， which is $85 \%$ for the main 5 V supply．Small ceramic fil－ ter capacitors，together with the soft－start function， reduce start－up inrush current surges．


## Applications

PCMCIA Memory Cards
Solid－State Disk Drives
Host－Side PCMCIA Adapters
LCD Bias Power Supplies
Typical Operating Circuit


|  |  |
| :---: | :---: |
| Features <br> －1MHz Switching Frequency for Small Components |  |
| － $5 \mathrm{~V} \pm 4 \%$ Boost Converter with Internal Power Switch |  |
| －Adjustable $\pm 2 \%$ Output Boost Converter with External Power Switch |  |
| －Optional Inrush Surge－Current Limiting |  |
| － $40 \mu \mathrm{~A}$ Shutdown Current |  |
| －0．5mA Quiescent Current |  |
| －3．0V to 5．5V Input Range |  |
| －85\％Main 5V SMPS Efficiency |  |
| －Independent Soft－Start for Each Supply |  |
| －Reset Output with $2.8 \mathrm{~V} \pm 3 \%$ Threshold and 4ms Timeout |  |

－Optional Inrush Surge－Current Limiting
－40んA Shutdown Current
－0．5mA Quiescent Current
－3．0V to 5．5V Input Range
－85\％Main 5V SMPS Efficiency
－Independent Soft－Start for Each Supply
－Reset Output with $2.8 \mathrm{~V} \pm 3 \%$ Threshold and 4ms Timeout

Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE |
| :--- | :---: | :--- |
| MAX624C／D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX624ISE | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO | | Dice are tested at $T_{A}=+25^{\circ} \mathrm{C}$ ．Contact factory for dice |
| :--- |
| specifications． |

Pin Configuration


MAXIAU Maxim Integrated Products
Call toll free 1－800－998－8800 for free samples or literature．

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

## ABSOLUTE MAXIMUM RATINGS

| VIN, FB5, LX5, $\overline{\text { SHDN }}$, ONA to GND | -0.3V to 7V |
| :---: | :---: |
| EXT to GND.............................. | ..........-0.3V to 12V |
| RESET, REF to GND | -0.3V to (VIN + 0.3V) |
| PGND to GND. | $\ldots . . \pm 0.3 \mathrm{~V}$ |
| SS5, SSA, DA, CSA, FBA to GND. | -0.3V to (FB5 + 0.3V) |
| VA to GND ..... | .........-0.3V to 17V |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) SO (derate $8.70 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).
.696 mW
RESET, REF to GND
$\pm 0.3 \mathrm{~V}$
Operating Temperature Range MAX624ISE ature (soldering, 10 sec $\qquad$ $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10sec) $\qquad$ $\ldots . . . . .+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{I N}=3 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{V} \operatorname{VIN}, \mathrm{EXT}\right.$ open, FBA feedback resistors set for $12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply Range |  | 3.0 |  | 5.5 | V |
| OUTPUT VOLTAGES |  |  |  |  |  |
| 5V Output Voltage |  | 4.80 |  | 5.20 | V |
| FBA Regulation Point |  | 1.96 |  | 2.04 | V |
| SUPPLY CURRENTS |  |  |  |  |  |
| VIN Shutdown Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONA}=0 \mathrm{~V}$ |  | 40 | 60 | $\mu \mathrm{A}$ |
| VIN Quiescent Current | Circuit of Figure 1, V IN $=3.3 \mathrm{~V}, \mathrm{ONA}=0 \mathrm{~V}$ |  | 500 |  | $\mu \mathrm{A}$ |
| FB5 Quiescent Current | FB5 $=5.5 \mathrm{~V}, \overline{\mathrm{SHDN}}=3 \mathrm{~V}, \mathrm{ONA}=0 \mathrm{~V}$ |  | 200 | 400 | $\mu \mathrm{A}$ |
| VA Quiescent Current | FB5 $=5.5 \mathrm{~V}, \mathrm{VA}=12.5 \mathrm{~V}$ |  | 30 | 60 | $\mu \mathrm{A}$ |
| FB5 Shutdown Discharge Current | $\mathrm{FB} 5=5 \mathrm{~V}, \mathrm{~V} \text { IN }=3 \mathrm{~V}, \overline{\mathrm{SHDN}}=0 \mathrm{~V},$ internal VIN to FB5 discharge switch | 100 | 5000 |  | $\mu \mathrm{A}$ |
| VA Shutdown Discharge Current | $\mathrm{VA}=12 \mathrm{~V}, \mathrm{~V} I \mathrm{~N}=3 \mathrm{~V}, \mathrm{ONA}=0 \mathrm{~V}$ internal VIN to VA discharge switch | 5 | 15 |  | $\mu \mathrm{A}$ |
| FBA Leakage Current | $\mathrm{VA}=12 \mathrm{~V}, \mathrm{FBA}=2.1 \mathrm{~V}$ |  |  | 100 | nA |
| 5V MAIN SMPS |  |  |  |  |  |
| Line Regulation | $3 \mathrm{~V}<\mathrm{VIN}^{\text {< }} 5.5 \mathrm{~V}$ (Note 1 ) |  | 0.03 | 0.2 | \% |
| Switch On-Resistance |  |  | 0.33 | 0.6 | $\Omega$ |
| Switch Leakage Current | LX5 $=7 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Switch Current Limit |  | 0.7 | 0.9 | 1.1 | A |
| Switch On-Time Constant (K5) | $3 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$, ton5 $=\mathrm{K} 5 / \mathrm{V}$ IN | 0.8 | 1.3 | 1.7 | $\mu s-\mathrm{V}$ |
| Switch Off-Time Ratio (SR5) | $3 \mathrm{~V}<\mathrm{VIN}<5 \mathrm{~V}, \mathrm{FB} 5=5 \mathrm{~V}$ (Note 2) | 0.2 |  | 0.8 |  |
| Efficiency | Circuit of Figure 1, ILOAD $=100 \mathrm{~mA}$ |  | 85 |  | \% |
| AUXILIARY SMPS CONTROLLER |  |  |  |  |  |
| Line Regulation | $3 \mathrm{~V}<\mathrm{VIN}<5.5 \mathrm{~V}$ (Note 1) |  | 0.03 | 0.2 | \% |
| Enable Trip Voltage Level | ONA input will be inhibited until FB5 rises above this level | 3.5 | 4.0 | 4.5 | V |
| CSA Bias Current |  |  |  | 10 | $\mu \mathrm{A}$ |
| CSA Current-Limit Threshold |  | 180 |  | 220 | mV |
| DA On-Resistance | FB5 $=5.5 \mathrm{~V}$ |  | 4 | 15 | $\Omega$ |
| DA Drive Current | $\mathrm{DA}=2.5 \mathrm{~V}$ |  | 0.5 |  | A |
| Switch On-Time Constant (KA) | $3 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$, tonA $=\mathrm{KA} / \mathrm{V}_{\text {IN }}$ | 1.5 | 2.2 | 3.0 | $\mu \mathrm{s}$-V |
| Switch Off-Time Ratio (SRA) | $3 \mathrm{~V}<\mathrm{VIN}<5 \mathrm{~V}, 7 \mathrm{~V}$ < FBA < 11V (Note 3) | 0.2 |  | 0.9 |  |
| Efficiency | Circuit of Figure 1, LLOAD $=60 \mathrm{~mA}$ |  | 75 |  | \% |

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=3 V, G N D=P G N D=0 V, \overline{S H D N}=V_{I N}, E X T\right.$ open, $F B A$ feedback resistors set for $12 V, T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOFT-START CONTROL |  |  |  |  |  |
| Source Resistance | SS5, SSA; $\overline{\text { SHDN }}=$ ONA $=3 \mathrm{~V}$ | 14 | 20 | 28 | k $\Omega$ |
| Discharge Resistance | SS5, SSA; $\overline{\text { SHDN }}=\mathrm{ONA}=0 \mathrm{~V}$ |  | 50 | 300 | $\Omega$ |


| Input Low Voltage | SHDN, ONA | 0.8 | V |
| :---: | :---: | :---: | :---: |
| Input High Voltage | SHDN, ONA | 2 | V |
| Input Leakage | SHDN, ONA | $\pm 1$ | $\mu \mathrm{A}$ |
| Output Low Voltage | RESET, $\operatorname{ISINK}=2 \mathrm{~mA}, \mathrm{~V}$ IN $=2.6 \mathrm{~V}$ | 0.4 | V |
| Output High Voltage | $\overline{\text { RESET, }}$ ISINK $=1 \mathrm{~mA}, \mathrm{~V}$ IN $=3 \mathrm{~V}$ | VIN-0.8 | V |
| $\overline{\text { RESET Trip Level }}$ | Rising VIN edge, typical hysteresis $=1 \%$ | 2.7 2.9 | V |
| RESET Timeout |  | 210 | ms |
| EXT Output Voltage | $\mathrm{V}_{\mathrm{IN}}=2.9 \mathrm{~V}$, $\mathrm{ISOURCE}=2 \mu \mathrm{~A}$ | 6.5 | V |
|  | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$, ISOURCE $=0 \mu \mathrm{~A}$ | 11.8 |  |
| EXT Output Voltage in Reset | V IN $=2 \mathrm{~V}, \mathrm{ISINK}=0.1 \mathrm{~mA}$ | 1 | V |

Note 1: Line Regulation is tested by measuring the reference line regulation, since both converters are supplied from the regulated 5 V output.
Note 2: Switch off-time ratio guarantees that the inductor will go into continuous conduction. The ratio is tested for two cases for the main SMPS:

1) V IN $=5 \mathrm{~V}, \mathrm{FB} 5=5 \mathrm{~V} \quad \mathrm{SR} 5=0.120 \times$ tofF $/$ toN
2) $\mathrm{V} \mathrm{V} \mathrm{N}=3 \mathrm{~V}, \mathrm{FB} 5=5 \mathrm{~V} \quad \mathrm{SR} 5=0.867 \times$ tofF $/$ toN

Note that the constants are calculated from: (FB5 + 0.6V-VIN) / VIN
Note 3: Switch off-time ratio guarantees that the inductor will go into continuous conduction. The ratio is tested for two cases for the auxiliary SMPS:

1) $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{VA}=7 \mathrm{~V} \quad$ SRA $=0.520 \times$ tOFF $/$ toN
2) V IN $=3 \mathrm{~V}, \mathrm{VA}=11 \mathrm{~V} \quad \mathrm{SRA}=2.867 \times$ tofF $/$ toN

Note that the constants are calculated from: $(\mathrm{VA}+0.6 \mathrm{~V}-\mathrm{VIN}) / \mathrm{V}$ IN

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

MAX624








## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

SHUTDOWN CURRENT vs.
INPUT VOLTAGE


START-UP WAVEFORMS (12V AUXILIARY SMPS)
$\left(\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~L} \mathrm{LOAD}=1.2 \mathrm{~mA}, \overline{\mathrm{SHDN}}=\mathrm{HIGH}\right)$



START-UP WAVEFORMS (5V MAIN SMPS) $\left(V_{I N}=3.3 \mathrm{~V}, I_{\text {LOAD }}=0 \mathrm{~A}, \mathrm{ONA}=\mathrm{LOW}\right)$


## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

(Circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

LOAD-TRANSIENT RESPONSE (12V AUXILIARY SMPS)


A: $\operatorname{LOAD}=0 \mathrm{~mA}$ to 80 mA
B: 12V AUXILIARY SMPS (200mV/div, AC-COUPLED)

LINE-TRANSIENT RESPONSE (12V AUXILIARY SMPS)


LOAD $=20 \mathrm{~mA}$
A: $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ to 5 V
B: 12 V AUXILIARY OUTPUT ( $200 \mathrm{mV} / \mathrm{div}$, AC-COUPLED)

LOAD-TRANSIENT RESPONSE (5V M AIN SMPS)


A: LLOAD $=0 \mathrm{~mA}$ to 200 mA
B: 5V MAIN SMPS (50mV/div, AC-COUPLED)


LOAD $=40 \mathrm{~mA}$
A: $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ to 5 V
B: 5 V MAIN OUTPUT ( $50 \mathrm{mV} / \mathrm{div}, ~ A C$-COUPLED)

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | EXT | Gate-Drive Output. Drives inrush surge-current limiting MOSFET. EXT is fed by an internal charge-pump tripler that swings from GND to $\mathrm{V}_{\mathrm{IN}} \times 3$. |
| 2 | RESET | Power-On Reset Output. Low when V IN $<2.8 \mathrm{~V}$ and for 4 ms after $\mathrm{V}_{\mathrm{IN}}>2.8 \mathrm{~V}$. EXT is low when $\overline{\text { RESET }}$ is low. Swings from GND to VIN. |
| 3 | REF | 2V Reference Output. Bypass to GND with 0.1 FF. No external load current is allowed. |
| 4 | GND | Quiet Analog Ground and Low-Side Current-Sense Input for Auxiliary SMPS |
| 5 | SHDN | Shutdown. Disables both SMPSs when low. In shutdown, the surge-protection input MOSFET is kept on. |
| 6 | ONA | On/Off Control Input for Auxiliary SMPS, low = off |
| 7 | SS5 | Soft-Start Input for 5V Main SMPS. An external soft-start capacitor varies the 5V start-up time. Ramp time to full current limit is approximately $50 \mu \mathrm{~s}$ per nF of soft-start capacitance. |
| 8 | SSA | Soft-Start Input for Auxiliary SMPS. An external soft-start capacitor varies the auxiliary SMPS start-up time. Ramp time to full current limit is approximately $50 \mu \mathrm{~s}$ per nF of soft-start capacitance. |
| 9 | FBA | Feedback Input for Auxiliary SMPS. Regulates around REF (2V nominal). FBA is a high-impedance CMOS input. |
| 10 | VA | Output Voltage Sense Input for Auxiliary SMPS. The only purpose of this pin is to set the SMPS timing algorithm. Internally, VA connects to the top of a $250 \mathrm{k} \Omega \pm 30 \%$ resistor that connects to $\mathrm{V}_{\mathrm{IN}}$. |
| 11 | CSA | Current-Sense Input for Auxiliary SMPS. Current-limit threshold is 200 mV nominal with respect to GND. |
| 12 | DA | Gate-Drive Output for Auxiliary SMPS. Swings OV to FB5. |
| 13 | FB5 | Feedback Input for 5V Main SMPS. FB5 also serves as the supply voltage rail for much of the internal circuitry for both SMPSs (bootstrap supply input). |
| 14 | PGND | Power Ground, source connection for the main 5V SMPS power MOSFET |
| 15 | LX5 | Drain Connection for 5V Main SMPS Power MOSFET |
| 16 | VIN | Input Supply Voltage from the External Supply. Normal operating range is 3V to 5.5V. |

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications


#### Abstract

Standard Application Circuit In the standard application circuit (Figure 1), the MAX624 generates 5 V at 200 mA (guaranteed) and 12 V at 80 mA from a 3.3 V or 5 V input, and includes soft-start and inrush surge-current limiting features. Successful use of the circuit does not require calculations; use the values given in Figure 1. For more detailed applications information, see the Design Procedure for Main and Auxiliary SMPS.


Detailed Description
The MAX624 is a dual-output DC-DC boost converter. The device accepts input voltages from 3 V to 5.5 V and generates two outputs: a 5 V output at 200 mA , and an adjustable output (i.e. 12 V or 30 V ). The main 5 V output has an internal MOSFET switch and currentsense resistor $(0.15 \Omega)$, which senses the output current and triggers the current-limit comparator. The auxiliary SMPS's current-limit resistor and MOSFET switch are external to the device. The current-limit voltage of the auxiliary SMPS is 200 mV . Both the main and auxiliary SMPS have a soft-start feature that varies the start-up time of the outputs. The SS output source impedance of the two outputs is $20 \mathrm{k} \Omega$ to charge the external SS capacitor to 150 mV ( 5 V output) or 200 mV (auxiliary output). The impedance of the SS pin when the device is in reset ( 5 V ) and when ONA = low (auxiliary) is $50 \Omega$ to GND. Full current limit is reached at a $50 \mu \mathrm{~s} / \mathrm{nF}$ rate.
To prevent surge currents when the card is plugged into a live socket, this device is capable of driving an external high-side N -channel MOSFET in series with the main VCC supply to the card. The EXT pin drives the gate of the external MOSFET and is fed by an internal chargepump tripler that delivers three-times VIN , even in shutdown mode. The output source impedance of EXT is approximately $100 \mathrm{k} \Omega$, and has an active pull-down.
The SS capacitor and the external inrush-limiting MOSFET are optional components, not necessary unless inrush current is a concern. However, do not remove C9.
When the MAX624 is in reset, the FB5 and VA outputs are discharged to VIN via two internal switches (Figure 2). Discharging the output capacitors to a low voltage level protects against false programming of flash memory chips.

5V Main SMPS
The main output is powered from the FB5 pin (i.e., bootstrapped) for higher speed and lower on-resistance of the power MOSFET. This SMPS consists of an error comparator, an output undervoltage-lockout comparator (set at 4 V output), a timing generator for toN


Figure 1. Standard Application Circuit
and toff, a current-limit comparator, a MOSFET driver, and the power switch (Figure 2).
The error comparator's noninverting input voltage is internally set to VREF. FB5's voltage is scaled internally, so that when it exceeds 5 V the comparator output trips and shuts down the PFM.
Leaving only the error comparator on when the switch is off keeps the quiescent current low. The current comparator is powered up after the switch is turned on. This provides leading-edge blanking on the current comparator, in order to filter noise spikes caused by switch gate capacitance so they don't trip the overcurrent comparator and turn off the switch.
The main PFM has an undervoltage-lockout circuit that trips at 4 V (preset internal threshold). Until the 4 V threshold is reached, the timing generator is disabled and a 100 kHz start-up oscillator is used to generate the output.

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

Table 1. Recommended Components for $12 \mathrm{~V} / 80 \mathrm{~mA}$ Auxiliary SMPS and 5V Main SMPS

| DESIGNATION | QTY | DESCRIPTION | SOURCE/TYPE |
| :---: | :---: | :--- | :--- |
| Q1 | 1 | Dual, N-channel MOSFET | IRF7101 or Si9956DY |
| L1, L2 | 2 | $5 \mu \mathrm{H}$ inductors | Sumida CLS-62B, drawing \#94T-217 |
| C1, C2 | 2 | $4.7 \mu \mathrm{~F}$ ceramic capacitors | Marcon THCR40E1E475ZT or THCS40E1E475ZT |
| C3 | 1 | $2.2 \mu \mathrm{~F}$ ceramic capacitor | Marcon THCR30E1E225ZT or THCS30E1E225ZT |
| C4 | 1 | 10 pF capacitor |  |
| C5, C6, C7 | 3 | $0.1 \mu \mathrm{~F}$ capacitors | Murata-Erie GRM42-6X7R104K025V |
| C8 | 1 | 10 nF capacitor |  |
| C9 | 1 | 3300 pF capacitor |  |
| D1, D2 | 2 | IF $=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{R}}=20 \mathrm{~V}$ Schottky rectifier | Motorola MBR0520L |
| R1 | 1 | $0.22 \Omega \pm 10 \%$ resistor | Ohmtek 1205LR220LBT or IMS RC-I-1206 |
| R2 | 1 | $10 \Omega$ resistor |  |

Table 2. Component Suppliers

| SUPPLIER | PHONE | FAX |
| :--- | :---: | :---: |
| IMS | $(401) 683-9700$ | $(401) 683-5571$ |
| International Rectifier | $(310) 241-7876$ | $(310) 640-6515$ |
| Motorola | $(602) 244-3576$ | $(602) 244-4015$ |
| Murata-Erie | $(800) 831-9172$ | $(814) 238-0490$ |
| Ohmtek | $(716) 283-4025$ | $(716) 283-5932$ |
| Siliconix | $(408) 988-8000$ | $(408) 970-3950$ |
| Sumida USA | $(708) 956-0666$ | $(708) 956-0702$ |
| Sumida Japan | $(03) 607-5111$ | $(03) 607-5144$ |
| Toshiba Marcon | $(708) 913-9980$ | $(708) 913-1150$ |

Table 3. Operating States

| STATE | VIN | $\overline{\text { SHDN }}$ | ONA | V $_{\text {MAIN }}$ | V $_{\text {Aux }}{ }^{*}$ | EXT | I(VIN) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | $<2.8 \mathrm{~V}$ | X | X | OFF | OFF | OFF | $10 \mu \mathrm{~A}$ |
| Shutdown | $>2.8 \mathrm{~V}$ | LO | X | OFF | OFF | ON | $40 \mu \mathrm{~A}$ |
| Main On | $>2.8 \mathrm{~V}$ | HI | LO | 5.0 V | OFF | ON | 0.52 mA |
| Both On | $>2.8 \mathrm{~V}$ | HI | HI | 5.0 V | $12 \mathrm{~V}^{* *}$ | ON | 1.2 mA |

* When off, VAUX $=\mathrm{V}_{\mathrm{IN}}$.
${ }^{* *} V_{\text {AUX }}$ is set to 12 V in this example.


## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

MAX624


Figure 2. Functional Block Diagram

# Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications 

## Adjustable Auxiliary SMPS

The auxiliary output is adjustable from 5 V to 15 V ; two external resistors set the output voltage. The auxiliary SMPS is similar to the main SMPS, but it does not have an undervoltage-lockout comparator, and requires an external power MOSFET (see Typical Operating Circuit and Design Procedure for Main and Auxiliary SMPS).
The 5V SMPS undervoltage-lockout circuit overrides the ONA input until the 5V main SMPS (VMAIN) output reaches about 4V. This feature ensures that the external auxiliary SMPS MOSFET has sufficient gate-drive voltage.
The adjustable output voltage can be increased to 30 V or higher (Figure 9). However, such high output voltages cause the inductor current to become discontinuous, consequently reducing the load-current capability.

## Voltage Reference

The MAX624's internal 2.00 V reference is powered from the VIN input. The reference is kept alive in all modes (needed for reset function) and must be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to GND for low-noise operation. No external load current is allowed.

Pulse-Frequency-Modulation Control Scheme A unique pulse-frequency-modulation (PFM) control scheme, with adjustable on-time/off-time circuitry and current limit, is a key feature of both the main SMPS regulator and the auxiliary SMPS converter. The PFM scheme combines the advantages of pulse-width modulation (high output power and efficiency) with those of a traditional pulse-skipper (ultra-low quiescent currents). The on-time is calculated from the input voltage, and the offtime is calculated from VOUT - VIN. The off-time is divided by two so that the inductor current can ramp into continuous conduction. Switch on-times are adjusted down at high input voltages in order to minimize output ripple.
Use the following formulas to calculate toN and tofF:

$$
\begin{aligned}
& \text { ton }=K / V \text { IN } \\
& \text { toFF }=0.5 \times \mathrm{K} /(\text { VOUT }+0.6 \mathrm{~V}-\mathrm{V} \text { IN })
\end{aligned}
$$

Nominally, $\mathrm{K}=1.3 \mu \mathrm{~s}-\mathrm{V}$ for the main SMPS, and $\mathrm{K}=$ $2.2 \mu \mathrm{~s}-\mathrm{V}$ for the auxiliary SMPS. The K (design constant) scale factor that sets the switching frequency also sets the peak inductor current to control no-load output ripple at low input-to-output differentials (e.g., $\mathrm{VIN}=5 \mathrm{~V}$, Vout $=5 \mathrm{~V}$ ).
The PFM's high switching frequency ( 1 MHz ) helps reduce external component size. When the peak current limit is reached, the MOSFET switch turns off for at least the off-time set by the one-shot. When the comparator monitoring the output voltage is less than the desired value, it starts another cycle by turning the switch on.

## Surge Prevention

Surge prevention is accomplished by slowly high-side driving an N -channel switch. The gate is driven by an on-chip charge pump that triples the input voltage. This charge pump is powered from the input voltage and runs continuously. The reset trip voltage is set to 2.8 V to guarantee that the surge-prevention MOSFET can be turned on under worst-case low input voltage conditions. Otherwise, the card would go out of reset even though the supply voltage is unavailable.

Design Procedure for Main and Auxiliary SMPS
Output Filter Capacitor Selection The output filter capacitor should have the minimum possible ESR for low ripple, and the minimum possible value for smallest physical size (i.e., ceramic). Larger sizes can be used for lower cost (i.e., tantalum). The output ripple is the sum of two components, due to CF and ESR.
To select the filter capacitor value, follow the steps below:

1) Select the maximum ripple you can tolerate (e.g., 80 mV ).
2) Calculate the value of $C_{F}$, using the formula below:

$$
\mathrm{C}_{\mathrm{F}}(\text { in } \mathrm{F})>\frac{2 \times \mathrm{K} \times \text { ILOAD }}{\mathrm{VRIPPLEC}(\mathrm{VOUT}+0.5 \mathrm{~V}-\mathrm{VIN})}
$$

where K is a design constant. Use the worst-case value from the Electrical Characteristics.
3) Calculate the output capacitor's required ESR, using the formula below.

$$
\text { ESR }(\text { in } \Omega)<\frac{\text { VRIPPLEESR } \times \text { VIN }}{4 \times \operatorname{ILOAD}(\text { VOUT }+0.5 \mathrm{~V}-\mathrm{VIN})}
$$

For example: For the 5 V main SMPS with $\mathrm{K}=1.7 \mu \mathrm{~s}-\mathrm{V}$, ILOAD $=200 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{I N}=3.3 \mathrm{~V}$, and maximum tolerable ripple $=80 \mathrm{mVp}-\mathrm{p}$, assume $\mathrm{V}_{\text {RIPPLEC }}=60 \mathrm{mV}$ and $V_{\text {RIPPLEESR }}=20 \mathrm{mV}$. Calculate $\mathrm{CF}>5 \mu \mathrm{~F}$ with ESR $<37 \mathrm{~m} \Omega$.

Inductor Selection
Select the inductor value to optimize one of the following:

- High Load Currents: Higher inductor values give higher load currents, since the inductor operates in deep continuous conduction.
- Small Physical Size: Lower inductor values result in lower energy storage requirements, hence smaller physical size. The filter capacitor can also be smaller, since the inductor current can ramp up faster when the load is suddenly increased.


## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

To select the inductor value for the main SMPS, take the following steps:

1) Select the input voltage.
2) Select Ilimit and ILOAD.
3) Use the specified data sheet values and the following formula:

$$
\begin{aligned}
& \mathrm{L}(\text { in } \mathrm{H})=\frac{\mathrm{SR} 5 \times \mathrm{K} 5(\mathrm{VIN}-\mathrm{A})}{2 \times \operatorname{lLIMIT}(\mathrm{VIN}+\mathrm{A})-2 \times \operatorname{LLOAD} \times \mathrm{B}} \\
& \mathrm{~A}=\mathrm{ILIMIT}^{\operatorname{RONON}} \\
& \mathrm{B}=\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DIODE }}
\end{aligned}
$$

where: inductor current $=\operatorname{ILIMIT}(\mathrm{min})=0.7 \mathrm{~A}$, $\operatorname{lLOAD}(\min )=200 \mathrm{~mA}$, SR5 (the switch off-time ratio) $=$ $0.8, \mathrm{~K} 5(\max )=1.7 \mu \mathrm{~s}-\mathrm{V}, \operatorname{RON}(\max )=0.6 \Omega$, VOUT $=$ $5 \mathrm{~V}, \mathrm{~V}$ DIODE $=0.5 \mathrm{~V}, \mathrm{~V} \ln (\mathrm{~min})=3.0 \mathrm{~V}$, and $\mathrm{L}=5 \mu \mathrm{H}$ (for best performance, use a Sumida $5 \mu \mathrm{H}$ (CLS-62B)).

Input Filter Capacitor Selection
The input filter capacitor is required to reduce reflected current ripple to the input source, and to improve efficiency by providing a low-impedance path for the ripple current. For memory card applications, the input filter capacitor is absolutely necessary due to possible contact resistance in the edge connector. To limit surge currents, use smaller values. Ceramic capacitors are the best choice.

## Output Voltage and Component Selection for the Auxiliary SMPS

To select the output voltage and component values for the auxiliary SMPS, take the following steps:

1) Select the desired output voltage between 5 V and 15 V (e.g., 12V).
2) Select the minimum input voltage (VIN).
3) Select R6 and R5. Choose R6 in the $10 \mathrm{k} \Omega$ to $200 \mathrm{k} \Omega$ range (e.g., $100 \mathrm{k} \Omega$ ). Choose R5 = R6 (VoUT / VREF 1). For example, if VOUT $=12 \mathrm{~V}$, then $\mathrm{R} 6=100 \mathrm{k} \Omega$ and $R 5=500 \mathrm{k} \Omega$.
4) Select the desired output current (IOUT). Calculate the minimum inductor current (lLIMIT) using the following formula:
ILIMIT $($ in Amps $)=[(\mathrm{VOUT}+0.5 \mathrm{~V}) /(\mathrm{VIN}(\mathrm{min})-0.3 \mathrm{~V})]$
x lloAd x 2
For example: $\mathrm{VOUT}=12 \mathrm{~V}, \mathrm{VIN}(\min )=3 \mathrm{~V}, \mathrm{ILOAD}=$ 80 mA , and ILIMIT $=0.7 \mathrm{~A}$.
5) To calculate the minimum required inductor value, use the following formula:

$$
L(\text { in } H)=\frac{S R A \times K A(V I N-A)}{2 \times \operatorname{ILIMIT}(V I N-A)-2 \times \operatorname{LOAD} \times B}
$$

A = ILIMIT $\times$ RON
$B=V_{\text {OUT }}+V_{\text {DIODE }}$
For example: $\operatorname{LLOAD}=80 \mathrm{~mA}$, ILIMIT $=0.7 \mathrm{~A}$ (calculated using the above formula), SRA (switch off-time ratio $)=0.9, \mathrm{KA}($ switch on-time $)=3.0 \mu \mathrm{~s}-\mathrm{V}$, $\operatorname{RON}($ max $)=0.2 \Omega$, VOUT $=12 \mathrm{~V}, \mathrm{~V}$ DIODE $=0.5 \mathrm{~V}$, and $\mathrm{L}(\min )=3.8 \mu \mathrm{H}$.
6) $\mathrm{R}($ in $\Omega)=180 \mathrm{mV} / \mathrm{ILIMIT}=0.25 \Omega$ for $\mathrm{LIIMIT}=0.7 \mathrm{~A}$.
7) To select the output capacitor value, take the following steps:
A) Select the maximum ripple you can tolerate.
B) Calculate CF using the formula below.

$$
C_{F}(\text { in } F)=\frac{2 \times K A \times I \text { IOAD }}{V_{\text {RIPPLE }} \times\left(V_{O U T}+0.5-V_{I N}\right)}
$$

C) Calculate the output capacitor's required ESR using the formula below.

$$
\mathrm{ESR}(\text { in } \Omega)=\frac{\mathrm{V}_{\text {RIPPLEESR }} \times \mathrm{V}_{\mathrm{IN}}}{4 \times \operatorname{ILOAD} \times\left(\mathrm{VOUT}^{2} 0.5 \mathrm{~V}-\mathrm{V}_{\mathrm{IN}}\right)}
$$

## PC Board Layout and Grounding

Because of the MAX624's high-frequency operation, careful PC board layout is necessary to minimize ground bounce and noise. PC board layout instructions should be explicit, and the layout artist should work from a pencil sketch that shows the placement of power switching components and high-current routing. Use Figures 3-8 (the component placement guide and PC board layouts for the MAX624 evaluation board) as a rough guide for component placement and ground connections. A ground plane is essential for optimum performance. In most applications, the circuit will be located on a multilayer board, and full use of the four or more copper layers is recommended. Use the following step-by-step guide.

1) Place the high-power components (C1, C2, C3, D1, D2, L1, L2, Q1, and R1) first.
Priority 1: Minimize current-sense resistor trace lengths.
Priority 2: Minimize ground trace lengths in the highcurrent paths (the bold lines in the application circuits).
Priority 3: Minimize other trace lengths in the high-current paths. Use traces more than 5 mm wide.
Ideally, surface-mount power components are butted up against one another with their ground terminals almost touching. These high-current grounds

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

(C1, C2, C3, R1, and PGND) are then connected with a wide filled zone of top-layer copper, so they don't go through vias. The resulting top-layer "subground plane" is connected to the normal inner-layer ground plane at the ground output terminals (at the ground of C2). Other high-current paths should also be minimized, but focusing on short ground and cur-rent-sense connections eliminates about $90 \%$ of all PC board layout problems. See Figures 3-8 for examples.
2) Place the IC and signal components. Keep the main switching node traces (LX node) short and away from sensitive analog components (current-sense traces and REF and SS capacitors). Important: the IC must be no farther than 5 mm from the currentsense resistor. Keep the gate-drive trace shorter than 10 mm and route it away from REF and SS.


Figure 5. MAX624 PC Board Layout-Component Side


Figure 6. MAX624 PC Board Layout—VSWITCHED Plane

Figure 4. MAX624 PC Board Drill and Mechanical Guide


Figure 3. MAX624 PC Board Component Placement Guide


## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications



Figure 7. MAX624 PC Board Layout-Ground Plane

## Application Circ uits

## Positive 30V Auxiliary Output Circ uits

The MAX624 can be used to generate a 30 V output at 25 mA (Figures 9 and 10). Note that the 12 V zener clamp shown in Figure 10 must be used for 5 V input applications. A 30 V output at 25 mA can be generated by tying the VA pin to the main SMPS output, but this circuit does not make optimal use of the inductor (the off-time is about $0.5 \mu \mathrm{~s})$. An alternative approach is to clamp the VA output to 12 V using a zener. The off-time is optimized (reduced), which in turn makes better use of the inductor and produces a higher output current of about 35 mA (Figure 10). Note that the 12 V zener clamp shown in Figure 10 must be used for 5 V input applications.

Negative Output Application Circuit The MAX624 can be used to generate a negative 30V output to power-up LCD supplies (Figure 11). This circuit is part switching regulator and part charge pump. The switching regulator boosts the input to a high positive voltage $(30 \mathrm{~V})$, while the actual negative voltage is generated using a charge-pump tap on the switching node. The negative 30 V output has a $5 \%$ load-regulation error from 1 mA to 20 mA . The ratio of R5 and R6 resistors can be used to adjust the LCD contrast.


Figure 8. MAX624 PC Board Layout-Solder Side


Figure 9. Positive 30V (25mA) Auxiliary Output Application
Circuit

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications



Figure 10. Positive 30V (35mA) Auxiliary Output Application Circuit


NOTE: BOLD LINES DESIGNATE HIGH-CURRENT PATHS
AND SHOULD BE KEPT TO MINIMAL LENGTHS.

Figure 11. Negative 30V Auxiliary Output Application Circuit

## Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications



TRANSISTOR COUNT: 926
SUBSTRATE CONNECTED TO GND
$\qquad$

