19-1088; Rev 0; 6/96

MAXIM

+5V, Serial-Input, Voltage-Output 14-Bit DAC

General Description

The MAX545 14-bit, serial, voltage-output digital-to-analog converter (DAC) operates from a single +5V supply. It provides 14-bit performance (±0.5LSB INL and ±0.9 DNL) and a maximum offset error of 4LSBs over temperature without any adjustments. Kelvin-sense connections for the reference and analog ground pins improve the device's performance. The DAC output is unbuffered, resulting in a low, 0.3mA supply current (excluding the reference current).

The MAX545 allows unipolar or bipolar operation. For bipolar operation, internal scaling resistors are provided for use with an external precision op amp (such as the MAX400). These resistors are matched to provide a $\pm V_{REF}$ output swing at the external amplifier output in bipolar mode.

A 14-bit serial word is used to load data into the DAC latch. The 6.25MHz 3-wire serial interface is compatible with SPI™/QSPI™ and Microwire™, and it also interfaces directly with optocouplers for applications that need isolation. A power-on reset circuit clears the DAC output to 0V (unipolar mode) when power is initially applied.

The 14-bit MAX545 is available in a small, 14-pin DIP or SO package.

Applications

Digital Offset and Gain Adjustment

Industrial Process Control

Instrumentation

Automated Test Equipment

Pin Configuration



DIP/SO

SPI and QSPI are trademarks of Motorola, Inc.
Microwire is a trademark of National Semiconductor Corp.

Features

- ♦ **Full 14-Bit Performance Without Adjustments**
- ♦ **+5V Single-Supply Operation**
- ♦ **Low Power: 1.5mW**
- ♦ **1µs Settling Time**
- ♦ **Unbuffered Voltage Output Directly Drives 60kΩ Loads**
- ♦ **SPI/QSPI/Microwire-Compatible Serial Interface**
- ♦ **Power-On Reset Circuit Clears DAC Output to 0V (unipolar mode)**
- ♦ **Schmitt Trigger Inputs for Direct Optocoupler Interface**
- ♦ **Pin-Compatible 16-Bit Upgrade: MAX542**

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX545ACPD	0°C to +70°C	14 Plastic DIP	±0.5
MAX545BCPD	0°C to +70°C	14 Plastic DIP	±1
MAX545ACSD	0°C to +70°C	14 SO	±0.5
MAX545BCSD	0°C to +70°C	14 SO	±1
MAX545AEPD	-40°C to +85°C	14 Plastic DIP	±0.5
MAX545BEPD	-40°C to +85°C	14 Plastic DIP	±1
MAX545AESD	-40°C to +85°C	14 SO	±0.5
MAX545BESD	-40°C to +85°C	14 SO	±1
MAX545BMJD*	-55°C to +125°C	14 CERDIP	±1

**Contact factory for availability.*

Functional Diagram



+5V, Serial-Input, Voltage-Output 14-Bit DAC

ABSOLUTE MAXIMUM RATINGS

V_{DD} to DGND .....-0.3V to +6V
$\overline{CS}$, SCLK, DIN, $\overline{LDAC}$ to DGND .....-0.3V to +6V
REFF, REFS to AGND_.....-0.3V to (V_{DD} + 0.3V)
AGNDF, AGNDS to DGND.....-0.3V to +0.3V
OUT, INV to AGNDF, AGNDS, DGND.....-0.3V to V_{DD}
RFB to AGNDF, AGNDS, DGND .....-6V to +6V
Continuous Power Dissipation (T_A = +70°C)
Plastic DIP (derate 10.00mW/°C above +70°C) 800mW
SO (derate 8.33mW/°C above +70°C).....667mW
Maximum Current into Any Pin.....50mA
Operating Temperature Ranges
MAX545_C_D.....0°C to +70°C
MAX545_E_D.....-40°C to +85°C
MAX545BMJD .....-55°C to +125°C
Storage Temperature Range .....-65°C to +150°C
Lead Temperature (soldering, 10sec) .....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{DD} = +5V ±5%, $V_{REF\_}$ = 2.5V, AGNDF = AGNDS = DGND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—ANALOG SECTION (R_L = ∞)							
Resolution	N			14			Bits
Integral Nonlinearity	INL	V_{DD} = 5V	MAX545A		0.15	±0.5	LSB
			MAX545B		0.15	±1.0	
Differential Nonlinearity	DNL	Guaranteed monotonic			0.15	±0.9	LSB
Zero-Code Offset Error	ZSE					0.6	mV
Zero-Code Tempco	ZS_{TC}				±0.05		ppm/°C
Gain-Error (Note 1)						±5	LSB
Gain-Error Tempco					±0.1		ppm/°C
DAC Output Resistance	R_{OUT}	(Note 2)			6.25		kΩ
Bipolar Resistor Matching		R_{FB}/R_{INV}			1.0		%
		Ratio error				±0.03	
Bipolar Zero Offset Error						±10	LSB
Bipolar Zero Tempco	BZS_{TC}				±0.5		ppm/°C
Power-Supply Rejection	PSR	4.75V ≤ V_{DD} ≤ 5.25V				±1.0	LSB
REFERENCE INPUT							
Reference Input Range	V_{REF}	(Note 3)		2.0		3.0	V
Reference Input Resistance (Note 4)	R_{REF}	Unipolar mode		11.5			kΩ
		Bipolar mode		9.0			
DYNAMIC PERFORMANCE—ANALOG SECTION (R_L = ∞, unipolar mode)							
Voltage-Output Slew Rate	SR	C_L = 10pF (Note 5)			25		V/µs
Output Settling Time		to ±$^1/_2$LSB of FS			1		µs
DAC Glitch Impulse		Major-carry transition			10		nV-s
Digital Feedthrough		Code = 0000hex; $\overline{CS}$ = V_{DD}; $\overline{LDAC}$ = 0V; SCLK, DIN = 0V to V_{DD} levels			10		nV-s

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = +5V ±5%, $V_{REF\_}$ = 2.5V, AGNDF = AGNDS = DGND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE—REFERENCE SECTION						
Reference -3dB Bandwidth	BW	Code = FFFC hex		1.0		MHz
Reference Feedthrough		Code = 0000 hex, V_{REF} = 1Vp-p at 100kHz		1.0		mVp-p
Signal-to-Noise Ratio	SNR			83		dB
Reference Input Capacitance	C_{IN}	Code = 0000 hex		75		pF
		Code = FFFC hex		120		
STATIC PERFORMANCE—DIGITAL INPUTS						
Input High Voltage	V_{IH}		2.4			V
Input Low Voltage	V_{IL}				0.8	V
Input Current	I_{IN}	V_{IN} = 0V			±1	µA
Input Capacitance	C_{IN}	(Note 6)			10	pF
Hysteresis Voltage	V_H			0.40		V
POWER SUPPLY						
Positive Supply Range	V_{DD}		4.75		5.25	V
Positive Supply Current	I_{DD}			0.3	1.1	mA
Power Dissipation	PD			1.5		mW

TIMING CHARACTERISTICS

(V_{DD} = +5V ±5%, $V_{REF\_}$ = 2.5V, AGNDF = AGNDS = DGND = 0V, CMOS inputs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	f_{CLK}				6.25	MHz
SCLK Pulse Width High	t_{CH}		80			ns
SCLK Pulse Width Low	t_{CL}		80			ns
$\overline{CS}$ Low to SCLK High Setup	t_{CSS0}		50			ns
$\overline{CS}$ High to SCLK High Setup	t_{CSS1}		50			ns
SCLK High to $\overline{CS}$ Low Hold	t_{CSH0}	(Note 6)	30			ns
SCLK High to $\overline{CS}$ High Hold	t_{CSH1}		80			ns
DIN to SCLK High Setup	t_{DS}		40			ns
DIN to SCLK High Hold	t_{DH}		0			ns
$\overline{LDAC}$ Pulse Width	$t_{\overline{LDAC}}$		50			ns
$\overline{CS}$ High to $\overline{LDAC}$ Low Setup	t_{LDACS}	(Note 6)	50			ns
V_{DD} High to $\overline{CS}$ Low (power-up delay)				20		µs

Note 1: Gain Error tested at V_{REF} = 2.0V, 2.5V, and 3.0V.
Note 2: R_{OUT} tolerance is typically ±20%.
Note 3: Min/max range guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.
Note 4: Reference input resistance is code dependent, minimum at 8554 hex.
Note 5: Slew-rate value is measured from 0% to 63%.
Note 6: Guaranteed by design. Not production tested.

+5V, Serial-Input, Voltage-Output 14-Bit DAC

Typical Operating Characteristics

(V_{DD} = 5V ±5%, V_{REF} = 2.5V, T_A = +25°C, unless otherwise noted.)

SUPPLY CURRENT vs. TEMPERATURE



SUPPLY CURRENT vs. REFRENCE VOLTAGE



ZERO-CODE OFFSET ERROR vs. TEMPERATURE



INTEGRAL NONLINEARITY vs. TEMPERATURE



DIFFERENTIAL NONLINEARITY vs. TEMPERATURE



GAIN ERROR vs. TEMPERATURE



INTEGRAL NONLINEARITY vs. CODE



DIFFERENTIAL NONLINEARITY vs. CODE



REFERENCE CURRENT vs. CODE



Typical Operating Characteristics (continued)

(V_{DD} = 5V ±5%, V_{REF} = 2.5V, T_A = +25°C, unless otherwise noted.)

FULL-SCALE STEP RESPONSE



$R_L = \infty$, C_L = 10pF

MAJOR-CARRY OUTPUT GLITCH



DIGITAL FEEDTHROUGH



CODE = 0000 hex

Pin Description

PIN	NAME	FUNCTION
1	RFB	Feedback Resistor. Connect to external op amp's output in bipolar mode.
2	OUT	DAC Output Voltage
3	AGNDF	Analog Ground (force)
4	AGNDS	Analog Ground (sense)
5	REFS	Voltage Reference Input (sense). Connect to external 2.5V reference.
6	REFF	Voltage Reference Input (force). Connect to external 2.5V reference.
7	$\overline{CS}$	Chip-Select Input
8	SCLK	Serial Clock Input. Duty cycle must be between 40% and 60%.
9	N.C.	No Connection. Not internally connected.
10	DIN	Serial Data Input
11	$\overline{LDAC}$	$\overline{LDAC}$ Input. A falling edge updates the internal DAC latch.
12	DGND	Digital Ground
13	INV	Junction of Internal Scaling Resistors. Connect to external op amp's inverting input in bipolar mode.
14	V_{DD}	Supply Voltage

+5V, Serial-Input, Voltage-Output 14-Bit DAC



Figure 1. Timing Diagram

Detailed Description

The MAX545 14-bit, voltage-output, digital-to-analog converter (DAC) offers full 14-bit performance with less than 1LSB integral linearity error and less than 1LSB differential linearity error, thus ensuring monotonic performance. Serial data transfer minimizes the number of package pins required.

The MAX545 is composed of two matched DAC sections, with an inverted R-2R DAC forming the LSBs and the four MSBs derived from 15 identically matched resistors. This architecture allows the lowest glitch energy to be transferred to the DAC output on major-carry transitions. It also lowers the DAC output impedance by a factor of eight compared to a standard R-2R ladder, allowing unbuffered operation in medium-load applications.

The MAX545 provides matched bipolar offset resistors, which connect to an external op amp to ensure accurate bipolar output swings (Figure 2b). For optimum performance, the MAX545 also provides a set of Kelvin connections to the voltage-reference and analog-ground inputs.

Digital Interface

The MAX545's digital interface is a standard 3-wire connection compatible with SPI™/QSPI™/Microwire™ interfaces. The chip-select input ($\overline{CS}$) frames the serial data loading at the data-input pin (DIN). Immediately following $\overline{CS}$'s high-to-low transition, the data is shifted synchronously and latched into the input register on the rising edge of the serial clock input (SCLK). After 14 data bits plus two sub-bits have been loaded into the serial input register, it transfers its contents to the DAC latch on $\overline{CS}$'s low-to-high transition if $\overline{LDAC}$ is tied low (Figure 3a). Set the two sub-bits to zero. Note that if $\overline{CS}$ is not kept low during the entire 16 SCLK cycles, data will be corrupted. In this case, reload the DAC latch with a new 16-bit word.

Alternatively, $\overline{LDAC}$ allows the DAC latch to update asynchronously by pulling $\overline{LDAC}$ low with $\overline{CS}$ high (Figure 3b). Hold $\overline{LDAC}$ high during the data-loading sequence.

External Reference

The MAX545 operates with external voltage references from 2V to 3V. The reference voltage determines the DAC's full-scale output voltage. Kelvin connections are provided for optimum performance. The 2.5V MAX873A, with ±15mV initial accuracy and 7ppm/°C (max) temperature coefficient, is a good choice.

Power-On Reset

The MAX545 has a power-on reset circuit to set the DAC's output to 0V in unipolar mode when V_{DD} is first applied. This ensures that unwanted DAC output voltages will not occur immediately following a system power-up, such as after a loss of power. In bipolar mode the DAC output is set to $-V_{REF}$.



Figure 2a. Typical Operating Circuit—Unipolar Output



Figure 2b. Typical Operating Circuit—Bipolar Output

Applications Information

Reference and Analog Ground Inputs

The MAX545 operates with an external voltage reference from 2V to 3V, and maintains 14-bit performance if certain guidelines are followed when selecting and applying this reference. Ideally, the reference's temperature coefficient should be less than 1.5ppm/°C to maintain 14-bit accuracy to within 1LSB over the 0°C to +70°C commercial temperature range. Since this converter is designed as an inverted R-2R voltage-mode DAC, the input resistance seen by the voltage reference is code dependent. The worst-case input-resistance variation is from 11.5kΩ (at code 8554 hex) to 200kΩ (at code 0000 hex). The maximum change in load current for a 2.5V reference is 2.5V / 11.5kΩ = 217µA; therefore, the required load regulation is 7ppm/mA for a maximum error of 0.1LSB. This implies a reference output impedance of less than 18mΩ. In addition, the impedance of the signal path from the voltage reference to the reference input must be kept low because it contributes directly to the load-regulation error.

The requirement for a low-impedance voltage reference is managed with capacitor bypassing at the REF input. A 0.1µF ceramic capacitor with short leads between REFF and AGNDF provides high-frequency bypassing. A surface-mount ceramic chip capacitor is preferred because it has the lowest inductance. An additional 10µF between REFF and AGNDF provides low-frequency bypassing. A low-ESR tantalum, film, or organic semiconductor capacitor works well. Leaded parts are acceptable here because impedance is not as critical at lower frequencies. The circuit can benefit from even larger bypassing capacitors, depending on the stability of the external reference with capacitive loading. If



Figure 3a. 3-Wire Interface Timing Diagram ($\overline{LDAC}$ = DGND)



Figure 3b. 4-Wire Interface Timing Diagram

separate force and sense lines are not used, tie force and sense together close to the package.

AGND must also be low impedance, as load-regulation errors will be introduced by excessive AGND resistance. As in all high-resolution, high-accuracy applications, separate analog and digital ground planes yield the best results. Tie DGND to AGND at the AGND pin to form the "star" ground for the DAC system. Always refer DAC loads to this system ground for the best possible performance.

Unbuffered Operation

Unbuffered operation reduces power consumption as well as offset error contributed by the external output buffer. The R-2R DAC output is available directly at OUT, allowing 14-bit performance from $+V_{REF}$ to AGND without degradation at zero-scale. The DAC's output impedance is also low enough to drive medium loads (R_L > 60kΩ) without degradation to INL or DNL; only the gain error is increased by externally loading the DAC output.

External Output Buffer Amplifier

The requirements on the external output buffer amplifier change whether the DAC is used in the unipolar or bipolar mode of operation. In unipolar mode, the output amplifier is used in a voltage-follower connection. In bipolar mode, the amplifier operates with internal scaling resistors (Figure 2b). In each mode, the DAC's output impedance is constant and is independent of input code; however, the output amplifier's input impedance should still be as high as possible to minimize gain

errors. The DAC's output capacitance is also independent of input code, thus simplifying stability requirements on the external amplifier.

In unipolar and bipolar operation, a precision amplifier operating with dual power supplies (such as the MAX400) can provide the output range. In single-supply applications, precision amplifiers with input common-mode ranges including AGND are available; however, their output swings do not normally include the negative rail (AGND) without significant degradation of performance. A single-supply op amp, such as the MAX495, is suitable if the application does not use codes near zero.

Since the LSBs for a 14-bit DAC are small (152.6µV for V_{REF} = 2.5V), pay close attention to the external amplifier's input specification. The input offset voltage can degrade the zero-scale error and might require an output offset trim to maintain full accuracy if the offset voltage is greater than 1/2LSB. Similarly, the input bias current multiplied by the DAC output resistance (typically 6.25kΩ) contributes to the zero-scale error. Temperature effects also must be taken into consideration. Over the 0°C to +70°C commercial temperature range, the offset voltage temperature coefficient (referenced to +25°C) must be less than 1.7µV/°C to add less than 1/2LSB of zero-scale error. The external amplifier's input resistance forms a resistive divider with the DAC output resistance, which results in a gain error. To contribute less than 1/2LSB of gain error, the input resistance typically must be greater than:

$$6.25k\Omega \div \frac{1}{2}\left[\frac{1}{2^{14}}\right] = 205M\Omega.$$

The setting time is affected by the buffer input capacitance, the DAC's output capacitance, and the PC board capacitance. The typical DAC output voltage settling time is 800ns for a full-scale step. Settling time can be significantly less for smaller step changes. Assuming a single time-constant exponential settling response, a full-scale step takes 10.4 time constants to settle to within 1/2LSB of the final output voltage. The time constant is equal to the DAC output resistance multiplied by the total output capacitance. The DAC output capacitance is typically 10pF. Any additional output capacitance will increase the settling time.

The external buffer amplifier's gain-bandwidth product is important because it increases the settling time by adding another time constant to the output response. The effective time constant of two cascaded systems, each with a single time-constant response, is approximately the square root of the sum of the two time constants. The DAC output's time constant is 1µs / 10.4 = 96ns, ignoring the effect of additional capacitance. If the time constant of an external amplifier with 1MHz bandwidth is 1 / 2π (1MHz) = 159ns, then the effective time constant of the combined system is:

$$\sqrt{\left[(96ns)^2 + (159ns)^2\right]} = 186ns$$

This suggests that the settling time to within 1/2LSB of the final output voltage, including the external buffer amplifier, will be approximately 10.4 x 186ns = 1.93µs.

Digital Inputs and Interface Logic

The digital interface for the 14-bit DAC is based on a 3-wire standard that is compatible with SPI, QSPI, and Microwire interfaces. The three digital inputs ($\overline{CS}$, DIN, and SCLK) load the digital input data serially into the converter. $\overline{LDAC}$ updates the DAC output asynchronously.

All of the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. This means that optocouplers can interface directly to the MAX545 without additional external logic. The digital inputs are compatible with TTL/CMOS-logic levels.

Unipolar Configuration

Figure 2a shows the MAX545 configured for unipolar operation with an external op amp. The op amp is set for unity gain, and Table 1 shows the codes for this circuit.

Bipolar Configuration

Figure 2b shows the MAX545 configured for bipolar operation with an external op amp. The op amp is set for unity gain with an offset of -1/2V_{REF}. Table 2 shows the offset binary codes for this circuit.

Power-Supply Bypassing and Ground Management

For optimum system performance, use printed circuit boards with separate analog and digital ground planes. Wire-wrap boards are not recommended. Connect the two ground planes together at the low-impedance power-supply source. Connect DGND and AGND together at the IC. The best ground connection can be achieved by connecting the DAC's DGND and AGND pins together and connecting that point to the system analog ground plane. If the DAC's DGND is connected to the system digital ground, digital noise may get through to the DAC's analog portion.

Bypass V_{DD} with a 0.1µF ceramic capacitor connected between V_{DD} and AGND. Mount it with short leads close to the device. Ferrite beads can also be used to further isolate the analog and digital power supplies.

+5V, Serial-Input, Voltage-Output 14-Bit DAC

Table 1. Unipolar Code Table

DAC LATCH CONTENTS (MSB) (LSB)	ANALOG OUTPUT, V_{OUT}
1111 1111 1111 11(00)	V_{REF} x (16,383 / 16,384)
1000 0000 0000 00(00)	V_{REF} x (8192 / 16,384) = $^1/_2V_{REF}$
0000 0000 0000 01(00)	V_{REF} x (1 / 16,384)
0000 0000 0000 00(00)	0V

Table 2. Bipolar Code Table

DAC LATCH CONTENTS (MSB) (LSB)	ANALOG OUTPUT, V_{OUT}
11 1111 1111 11(00)	+V_{REF} x (8191 / 8192)
10 0000 0000 00(00)	+V_{REF} x (1 / 8192)
10 0000 0000 00(00)	0V
01 1111 1111 11(00)	-V_{REF} x (1 / 8192)
00 0000 0000 00(00)	-V_{REF} x (8192 / 8192) = -V_{REF}

( ) = Sub bits

Chip Information

TRANSISTOR COUNT: 2209

Package Information







DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
B	0.014	0.019	0.35	0.49
C	0.007	0.010	0.19	0.25
E	0.150	0.157	3.80	4.00
e	0.050		1.27	
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27

Narrow SO SMALL-OUTLINE PACKAGE (0.150 in.)

DIM	PINS	INCHES		MILLIMETERS	
		MIN	MAX	MIN	MAX
D	8	0.189	0.197	4.80	5.00
D	14	0.337	0.344	8.55	8.75
D	16	0.386	0.394	9.80	10.00

21-0041A

Package Information (continued)



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	–	0.200	–	5.08
A1	0.015	–	0.38	–
A2	0.125	0.175	3.18	4.45
A3	0.055	0.080	1.40	2.03
B	0.016	0.022	0.41	0.56
B1	0.045	0.065	1.14	1.65
C	0.008	0.012	0.20	0.30
D1	0.005	0.080	0.13	2.03
E	0.300	0.325	7.62	8.26
E1	0.240	0.310	6.10	7.87
e	0.100	–	2.54	–
eA	0.300	–	7.62	–
eB	–	0.400	–	10.16
L	0.115	0.150	2.92	3.81

Plastic DIP
PLASTIC
DUAL-IN-LINE
PACKAGE
(0.300 in.)

PKG.	DIM	PINS	INCHES		MILLIMETERS	
			MIN	MAX	MIN	MAX
P	D	8	0.348	0.390	8.84	9.91
P	D	14	0.735	0.765	18.67	19.43
P	D	16	0.745	0.765	18.92	19.43
P	D	18	0.885	0.915	22.48	23.24
P	D	20	1.015	1.045	25.78	26.54
N	D	24	1.14	1.265	28.96	32.13

21-0043A

Package Information (continued)



CERDIP
CERAMIC DUAL-IN-LINE
PACKAGE
(0.300 in.)

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	–	0.200	–	5.08
B	0.014	0.023	0.36	0.58
B1	0.038	0.065	0.97	1.65
C	0.008	0.015	0.20	0.38
E	0.220	0.310	5.59	7.87
E1	0.290	0.320	7.37	8.13
e	0.100		2.54	
L	0.125	0.200	3.18	5.08
L1	0.150	–	3.81	–
Q	0.015	0.070	0.38	1.78
S	–	0.098	–	2.49
S1	0.005	–	0.13	–

DIM	PINS	INCHES		MILLIMETERS	
		MIN	MAX	MIN	MAX
D	8	–	0.405	–	10.29
D	14	–	0.785	–	19.94
D	16	–	0.840	–	21.34
D	18	–	0.960	–	24.38
D	20	–	1.060	–	26.92
D	24	–	1.280	–	32.51

21-0045A