## ADVANCE INFORM ATION

All information in this data sheet is preliminary and subject to change. 7/95

AMAXIM

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus™ Serial Interface


#### Abstract

General Description The MAX1601 DC power-switching IC contains a network of low-resistance MOSFET switches that deliver selectable VCC and VPP voltages to two Cardbus or PCMCIA host sockets. Key features include very low-resistance switches, small packaging, soft-switching action, and compliance with PCMCIA specifications for $3 \mathrm{~V} / 5 \mathrm{~V}$ switching. 3.3 V -only power switching for fast, 32 -bit Cardbus applications is supported in two ways: stiff, low-resistance 3.3 V switches allow high 3.3 V load currents (up to 1A); and completely independent internal charge pumps let the 3.3 V switch operate normally, even if the 5 V and 12 V supplies are disconnected or turned off in order to conserve power. The internal charge pumps are regulating types that draw reduced input current when the VCC switches are static. Also, power consumption is automatically reduced to $10 \mu \mathrm{~A}$ when the switches are programmed to high-Z or GND states over the serial interface, unlike other solutions that may require a separate shutdown control input. Other key features include guaranteed specifications for output current limiting level, and guaranteed specifications for output rise/fall times (in compliance with PCMCIA specifications). Reliability is enhanced by thermal overload protection, accurate current limiting, overcurrent fault flag output, undervoltage lockout, and extra ESD protection at the VCC/VPP outputs. The SMBus serial interface is flexible, and can tolerate logic input levels in excess of the positive supply rail. The MAX1601 fits two complete Cardbus/PCMCIA switches into a space-saving, narrow ( 0.2 ", 5 mm wide) shrink smalloutline package.


Pin Configuration


SMBus is a trademark of Intel Corp.

- Supports Two PCMCIA/Cardbus Sockets
- 1A, $0.08 \Omega$ Max 3.3V VCC Switch

1A, $0.14 \Omega$ Max 5V VCC Switch

- Soft Switching for Low Inrush Surge Current
- Overcurrent Protection
- Overcurrent/Thermal Fault Flag Output
- Thermal Shutdown at $\mathrm{TJ}_{\mathrm{J}}=150^{\circ} \mathrm{C}$

Features

- Independent Internal Charge Pumps
- Break-Before-Make Switching Action
- 10 A Max Standby Supply Current
- 5V and 12V Not Required for Low-RDS(ON) 3.3V Switching
- Complies with PCMCIA 3V/5V Switching Specifications
- Super-Small 28-Pin SSOP Package (0.2" or 5mm wide)
- System Management Bus (SMBus) Serial Interface

|  | Applications |
| :--- | :--- |
| Desktop Computers | Data Loggers |
| Notebook Computers | Digital Cameras |
| Docking Stations | Printers |
| Handy-Terminals | PCMCIA Read/Write Drives |

Simplified Block Diagram


## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{T M}$ Serial Interface

| ABSOLUTE MAXIMUM RATINGS |
| :---: |
| Inputs/Outputs to GND |
| (VL, 3IN, 5IN, VCCA, VCCB) (Note 1) ......................-0.3V, +6V |
| VPP Inputs/Outputs to GND |
| (12INA, 12INB, VPPA, VPPB) (Note 1) ....................-0.3V, +15V |
| Inputs and Outputs to GND (SMBCLK, SMBDATA, |
| SMBSUS, INT) (Note 1) ..........................................-0.3V, +6V |
| ADD Input to GND ......................................-0.3V, (VL + 0.3V) |
| VCCA, VCCB Output Current (Note 2).................................2A |
| VPPA, VPPB Output Current (Note 2) ............................ 250 mA |
| VCCA, VCCB Short Circuit to GND .........................Continuous |


| VPPA, VPPB Short Circuit to GND..........................Continuous |  |
| :---: | :---: |
| ESD Protection (VCC/VPP outputs) | 4000V Minimum |
|  |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| SSOP (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ}$ | W |
| Operating Temperature Ranges |  |
| MAX1600CAI |  |
| MAX1600EAI............................................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range .......................... $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10sec) | $\ldots . .300^{\circ} \mathrm{C}$ |

Note 1: There are no parasitic diodes between any of these pins, so there are no power-up sequencing restrictions (for example, logic input signals can be applied even if all of the supply voltage inputs are grounded).
Note 2: VCC and VPP outputs are internally current-limited to safe values. See the Electrical Characteristics table.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VL}=3 \mathrm{IN}=3.3 \mathrm{~V}, 5 \mathrm{IN}=5 \mathrm{~V}, 12 \mathrm{INA}=12 \mathrm{INB}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $T_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER-SUPPLY SECTION |  |  |  |  |  |  |
| Input Voltage Range | 3IN, 5IN or VL |  | 3 |  | 5.5 | V |
|  | 12INA, 12INB |  | 11 |  | 13 |  |
| Undervoltage Lockout Threshold | Falling edge, hysteresis $=1 \%, 3 \mathrm{IN}$ or 5IN |  |  | 2.5 | 2.8 | V |
| Standby Supply Current | 3IN or 5IN, all switches OV or high-Z, control inputs $=0 \mathrm{~V}$ or VL | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 1 | 20 |  |
| 3IN Quiescent Supply Current | Any combination of 3IN switches on, control inputs $=0 \mathrm{~V}$ or VL, no VCC loads |  |  | 30 | 200 | $\mu \mathrm{A}$ |
| 5IN Quiescent Supply Current | Any combination of 5 IN switches on, control inputs $=0 \mathrm{~V}$ or high-Z, no VCC loads |  |  | 35 | 200 | $\mu \mathrm{A}$ |
| 12IN_Standby Supply Current | 12INA tied to 12INB, all switches OV or high-Z, control inputs $=0 \mathrm{~V}$ or VL | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 20 |  |
| 12IN_Quiescent Supply Current | 12INA tied to 12INB, VPPA and VPPB 12V switches on, control inputs = OV or VL, no VPP loads |  |  | 15 | 100 | $\mu \mathrm{A}$ |
| VL Standby Supply Current | All switches OV or high-Z, control inputs = OV or VL |  |  | 3.8 | 10 | $\mu \mathrm{A}$ |
| VL Quiescent Supply Current | Any combination of switches on |  |  | 25 | 300 | $\mu \mathrm{A}$ |
| VL Fall Rate | When using VL as shutdown pin |  | 0.25 |  |  | V/sec |
| VCC SWITCHES |  |  |  |  |  |  |
| Operating Output Current Range | VCCA or VCCB, $3 \mathrm{IN}=5 \mathrm{IN}=3 \mathrm{~V}$ to 5.5 V |  | 0 |  | 1 | A |
| On-Resistance, 3V Switches | $3 \mathrm{IN}=\mathrm{VL}=3 \mathrm{~V}$, ISWITCH $=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.06 | 0.08 | $\Omega$ |
| On-Resistance, 5V Switches | $\begin{aligned} & 5 \mathrm{IN}=4.5 \mathrm{~V}, 3 \mathrm{IN}=3 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \text {, ISWITCH }=1 \mathrm{~A} \text {, } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 0.10 | 0.14 | $\Omega$ |
| Output Current Limit | VCCA or VCCB |  | 1.5 |  | 3 | A |
| Output Sink Current | VCCA or VCCB $<0.4 \mathrm{~V}$, programmed to 0 V state |  | 20 |  |  | mA |

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus™ Serial Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VL}=31 \mathrm{~N}=3.3 \mathrm{~V}, 5 \mathrm{IN}=5 \mathrm{~V}, 121 \mathrm{NA}=121 \mathrm{NB}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. .

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Leakage Current | VCCA or VCCB forced to OV, high-Z state |  |  |  | 10 | $\mu \mathrm{A}$ |
| Output Propagation Delay Plus Rise Time | VCCA or VCCB, 0 V to 3 IN or $5 \mathrm{IN}, \mathrm{C}_{\mathrm{L}}=30 \mu \mathrm{~F}$, $\mathrm{R}_{\mathrm{L}}=25 \Omega, 50 \%$ of input to $90 \%$ of output (Note 3) |  |  |  | 10 | ms |
| Output Rise Time | VCCA or VCCB, 0 V to 3 IN or $5 \mathrm{IN}, C_{L}=1 \mu \mathrm{~F}$, $R_{L}=$ open circuit, $10 \%$ to $90 \%$ points (Note 3 ) |  | 100 |  |  | $\mu \mathrm{s}$ |
| Output Propagation Delay Plus Fall Time | VCCA or VCCB, 3 IN or 5 IN to $0 \mathrm{~V}, \mathrm{CL}=30 \mu \mathrm{~F}$, RL = open circuit, $50 \%$ of input to $10 \%$ of output (Note 3) |  |  |  | 60 | ms |
| Output Fall Time | VCCA or VCCB, 3 IN or 5 IN to $0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$, $R_{L}=25 \Omega, 90 \%$ to $10 \%$ points (Note 3) |  | 3 |  |  | ms |
| VPP SWITCHES |  |  |  |  |  |  |
| Operating Output Current Range | VPPA or VPPB |  | 0 |  | 120 | mA |
| On-Resistance, 12V Switches | $12 \mathrm{IN}=11.6 \mathrm{~V}, \mathrm{ISWITCH}=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.65 | 1 | $\Omega$ |
| On-Resistance, VPP = VCC Switches | Programmed to 5IN (5V) or 3IN (3.3V) |  |  | 1 | 3 | $\Omega$ |
| Output Current Limit | VPPA or VPPB |  | 130 | 200 | 260 | mA |
| Output Sink Current | VPPA or VPPB < 0.4V, programmed to 0V state |  | 10 |  |  | mA |
| Output Leakage Current | VPPA or VPPB forced to 0V, high-Z state |  |  |  | 10 | $\mu \mathrm{A}$ |
| Output Propagation Delay Plus Rise Time | VPPA or VPPB, 0 V to $12 \mathrm{IN}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$, $50 \%$ of input to $90 \%$ of output (Note 3) |  |  |  | 30 | ms |
| Output Rise Time | VPPA or VPPB, OV to $12 \mathrm{IN}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$, $10 \%$ to $90 \%$ points (Note 3) |  | 1 |  |  | ms |
| Output Propagation Delay Plus Fall Time | VPPA or VPPB, 12 IN _ to $0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$, $50 \%$ of input to $10 \%$ of output (Note 3) |  |  |  | 60 | ms |
| Output Fall Time | VPPA or VPPB, 12 IN _ to $0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$, $90 \%$ to $10 \%$ points (Note 3 ) |  | 1 |  |  | ms |
| INTERFACE AND LOGIC SECTION |  |  |  |  |  |  |
| INT Signal Propagation Delay | VCC_or VPP_, load step to INT output, $50 \%$ point to $50 \%$ point (Note 4) |  | 0 |  | 10 | $\mu \mathrm{s}$ |
| INT Output Low Voltage | ISINK $=1 \mathrm{~mA}$, low state |  |  |  | 0.4 | V |
| $\overline{\text { INT Output Leakage Current }}$ | $\mathrm{VINT}=5.5 \mathrm{~V}$, high state |  | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| Thermal Shutdown Threshold | Hysteresis $=20^{\circ} \mathrm{C}$ |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Logic Input Low Voltage | SMBSUS, SMBCLK, SMBDATA, VL = 3V to 5.5V |  |  |  | 0.6 | V |
| Logic Input High Voltage | SMBSUS, SMBCLK, SMBDATA | $\mathrm{VL}=3 \mathrm{~V}$ to 3.6 V | 1.4 |  |  | V |
|  |  | $\mathrm{VL}=3 \mathrm{~V}$ to 5.5 V | 2.3 |  |  | V |
| Logic Output Low Voltage | SMBDATA, ISINK $=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{T M}$ Serial Interface

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{VL}=31 \mathrm{~N}=3.3 \mathrm{~V}, 5 \mathrm{IN}=5 \mathrm{~V}, 121 \mathrm{NA}=121 \mathrm{NB}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. .

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| SMB Input Capacitance | SMBSUS, SMBCLK, SMBDATA |  | 5 | pF |
| SMBCLK Clock Frequency | SMBus spec $=10 \mathrm{kHz} \mathrm{min}$ | DC | 100 | kHz |
| SMBCLK Clock Low Time | TLow 10\% to 10\% points | 4.7 |  | $\mu \mathrm{s}$ |
| SMBCLK Clock High Time | Thigh 90\% to 90\% points | 4 |  | $\mu \mathrm{s}$ |
| SMB Rise Time | SMBCLK, SMBDATA 10\% to 90\% |  | 1 | $\mu \mathrm{s}$ |
| SMB Fall Time | SMBCLK, SMBDATA 90\% to 10\% |  | 300 | ns |
| SMB Repeated Start-Condition Setup Time | TSU:STA 90\% to 90\% points | 250 |  | ns |
| SMB Start-Condition Hold Time | THD:STA 10\% of SMBDATA to 90\% of SMBCLK | 4 |  | $\mu \mathrm{s}$ |
| SMB Stop-Condition Setup Time | TSU:STO $90 \%$ of SMBCLK to 10\% of SMBDATA | 4 |  | $\mu \mathrm{s}$ |
| SMB Data Valid to SMBCLK RisingEdge Time | TSU:DAT $10 \%$ or $90 \%$ of SMBDATA to $10 \%$ of SMBCLK | 250 |  | ns |
| SMB Data Hold Time | THD:DAT (Note 5) | 0 |  | ns |
| Bus Free Time | TBUF between start and stop conditions | 4.7 |  | $\mu \mathrm{s}$ |
| ADD Input Low Voltage |  |  | 0.6 | V |
| ADD Input High Voltage |  | 1.5 |  | V |
| Logic Input Bias Current | ADD, SMBSUS, SMBCLK, SMBDATA | -1 | 1 | $\mu \mathrm{A}$ |
| SCL Fall to SDA Valid (Master Clocking-In Data) |  |  | 1000 | ns |
| Start-Condition Setup |  | 4.7 |  | $\mu \mathrm{s}$ |

Note 3: VCC/VPP timing specifications are 100\% tested
Note 4: Design target value, not production tested.
Note 5: Note that a transition must internally provide at least a hold time in order to bridge the undefined region (300ns max) of the falling edge of SMBCLK.

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus™ Serial Interface

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| $\begin{gathered} 2,3, \\ 26,27 \end{gathered}$ | N.C. | No internal connection |
| 4 | 12INA | 12 V Supply Voltage Input, internally connects to channel A VPP switch. Tie to VPPA if not used. |
| 5 | VPPA | 0V/VCC/12V/High-Z VPP Output (channel A). Bypass to GND with 0.01 F for ESD protection. |
| 6 | 51 N | 5 V Supply Voltage Input. Must be connected to other 5IN pins. Input range is 3 V to 5.5 V . |
| 7, 22, 24 | VCCA | 0V/3.3V/5V/High-Z VCC Output (channel A). Bypass to GND with $0.01 \mu \mathrm{~F}$ for ESD protection. |
| 8,10 | 51 N | 5 V Supply Voltage Input |
| 9, 18, 20 | VCCB | 0V/3.3V/5V/High-Z VCC Output (channel B). Bypass to GND with $0.01 \mu \mathrm{~F}$ for ESD protection. |
| 11 | VPPB | 0V/VCC/12V/High-Z VPP Output (channel B). Bypass to GND with 0.01 F for ESD protection. |
| 12 | 121NB | 12 V Supply Voltage Input, internally connects to channel B VPP switch. Tie to VPPB if not used. |
| 13 | ADD | Address Input, sets SMBus address location. |
| 14 | SMBSUS | SMBus Suspend-Mode Control Input. The device will execute commands previously stored in the normal-mode register if SMBSUS is high, or will execute commands previously stored in the suspend-mode register if SMBSUS is low. |
| 15 | SMBCLK | SMBus Clock Input |
| 16 | SMBDATA | SMBus Data Input/Output, open drain |
| 17 | INT | Fault-Detection Interrupt Output. $\overline{N T T}$ goes low if either channel VCC or VPP switch is current limiting or if the thermal protection circuit is activated. $\mathbb{N T}$ is an open-drain output that requires an external pull-up resistor. |
| 19 | 31 N | 3.3 V Supply Voltage Input. Must be connected to other 31 N pins. Input range is 3 V to 5.5 V . |
| 21, 23 | 31 N | 3.3V Supply Voltage Input |
| 25 | GND | Test-Mode Input, normally grounded |
| 28 | VL | Logic Supply Voltage Input, usually connected to the 3.3 V host system supply. Input range is 3 V to 5.5 V . If VL is disconnected or grounded, the device will enter standby mode. VL can be supplied via the output of a CMOS-logic gate, in order to produce an overriding shutdown. When being used as a shutdown input, VL should have an additional $0.01 \mu \mathrm{~F}$ bypass capacitor to GND. If VL is cycled, a power-on reset occurs, which resets all of the SMBus data registers. |

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{T M}$ Serial Interface

____SMBus Interface Operation
The SMBus serial interface is a two-wire interface with multi-mastering capability, intended to control lowspeed peripheral devices in low-power portable equipment applications. SMBus is similar to $I^{2} \mathrm{C}^{\mathrm{TM}}$ and AccessBus, but has slightly different logic threshold voltage levels (intended to accommodate future lowvoltage systems that might have 2V VCC levels, for example), different fixed addresses, and a suspendmode register capability. To obtain a complete set of specifications on the SMBus interface, call Intel at (800) 253-3696 and ask for product code SBS5220.

## SMBus Addressing

These dual-channel PCMCIA switch devices respond to two of four different addresses, depending on the state of the ADD address pin. Normal writing to the device is done by transmitting one of four addresses, followed by a single data byte, to program the channel selected. Write transmissions to the interrupt pointer address are

Table 1. SMBus Addressing

| SMB <br> Address | ADD Pin | Write <br> Function | Read Function |
| :---: | :---: | :---: | :---: |
| 0001100 | Don't care | N/A | Interrupt Pointer |
| 1010000 | Grounded | Channel A | Channel A/B faults |
| 1010001 | Grounded | Channel B | Channel A/B faults |
| 1010010 | Tied to VL | Channel A | Channel A/B faults |
| 1010011 | Tied to VL | Channel B | Channel A/B faults |

not supported by these devices. Reading from the device is done by transmitting one of two addresses corresponding to either the A channel address (which will provide data about faults for both A and B channels) or to the interrupt pointer address (discussed later).
The normal start condition consists of a high-to-low transition on SMBDATA while SMBCLK is high. The 7bit address is followed by a bit that designates a read or write operation; high = read, low = write. If the 7 -bit address matches one of the supported function addresses, the IC issues an acknowledge pulse by pulling the SMBDATA line low. If the address is not a valid one, the IC stays off of the bus and ignores any data on the bus until a new start condition is detected. Once the IC receives a valid address that includes a write bit, it expects to receive one additional byte of data. If a stop condition or new start condition is detected before a complete byte of data is clocked in, the IC interprets this as an error and all of the data is rejected and lost.

SMBus Write Operations If the IC receives a valid address immediately followed by a write bit, the IC becomes a slave receiver. The slave IC generates a first acknowledge after the address and write bit, and a second acknowledge after the command byte. A stop condition following the command (data) byte causes the immediate execution of the command, unless the data included a low SUS/OP bit. If the data included a low SUS/OP bit, the command is stored in the suspend-mode register, and is executed only when the SMBSUS pin is pulled low.

Table 2. Command Format for Channel A Write Operations (address 1010000 or 1010010)

| BIT | NAME | POR STATE | FUNCTION |
| :---: | :---: | :---: | :--- |
| 7 (MSB) | OP/SUS | 0 | Operate/suspend bit. Selects which latch receives data: High = normal, Low = suspend. |
| 6 | VCCAON | 0 | Turns on VCCA when high, pulls VCCA to GND when low. |
| 5 | VCCA3/5 | 0 | If VCCA is on, a high forces 3.3V output, and a low forces 5V output. |
| 4 | VCCAHIZ | 0 | Puts VCCA in a high-impedance state when high. Overrides VCCAON. |
| 3 | VPPAON | 0 | Turns on VPPA when high, pulls VPPA to GND when low. |
| 2 | VPPAPGM | 0 | If VPPA is on, a high forces VPPA to 12V, and a low forces VPPA to equal VCCA. |
| 1 | VPPAHIZ | 0 | Puts VPPA in a high-impedance state when high. Overrides VPPAON. |
| 0 (LSB) | MASKFLT | 0 | Masks fault interrupts from both channel A and channel B when high. |

$\mathrm{I}^{2} \mathrm{C}$ is a trademark of Philips Corp.

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{\text {TM }}$ Serial Interface

Table 3. Command Format for Channel B Write Operations (address 1010001 or 1010011)

| BIT | NAME | POR STATE | FUNCTION |
| :---: | :---: | :---: | :--- |
| 7 (MSB) | OP/SUS | 0 | Operate/suspend bit. Selects which latch receives data: High = normal, Low = suspend. |
| 6 | VCCBON | 0 | Turns on VCCB when high, pulls VCCB to GND when low. |
| 5 | VCCB3/5 | 0 | If VCCB is on, a high forces 3.3V output, and a low forces 5V output. |
| 4 | VCCBHIZ | 0 | Puts VCCB in a high-impedance state when high. Overrides VCCBON. |
| 3 | VPPBON | 0 | Turns on VPPB when high, pulls VPPB to GND when low. |
| 2 | VPPBPGM | 0 | If VPPA is on, a high forces VPPB to 12V, and a low forces VPPB to equal VCCB. |
| 1 | VPPAHIZ | 0 | Puts VPPA in a high-impedance state when high. Overrides VPPAON. |
| 0 (LSB) | RFU | 0 | Reserved for future use. |

Table 4. Read Format for Interrupt Pointer Address (0001100)


Table 5. Read Format for Power Switch Address (1010000 or 1010010)

| BIT | NAME | POR STATE | LATCHED? | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| $7(\mathrm{MSB})$ | CATFAULT | 0 | Y | Indicates catastrophic (thermal or undervoltage lockout) fault when high. |
| 6 | FAULT1 | 0 | Y | Indicates VCCA overcurrent fault when high. |
| 5 | FAULT2 | 0 | Y | Indicates VPPA overcurrent fault when high. |
| 4 | FAULT3 | 0 | Y | Indicates VCCB overcurrent fault when high. |
| 3 | FAULT4 | 0 | Y | Indicates VPPB overcurrent fault when high. |
| 2 | SIG/DUAL | 0 | N | Indicates dual part (single-channel devices would read 1) |
| 1 | RFU | 0 | N | Reserved for future use. |
| $0($ LSB $)$ | RFU | 0 | N | Reserved for future use. |

# Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{T M}$ Serial Interface 

## SMBus Read Operations

If the IC receives a valid address that includes a read bit, the IC becomes a slave transmitter. After receiving the address data, the IC generates an acknowledge during the acknowledge clock pulse and drives the SMBDATA line in sync with SMBCLK. The SMB protocol requires that the master end the read transmission by not acknowledging during the acknowledge bit of SMBCLK. These PCMCIA ICs support the repeated start-condition method for changing data transfer direction; that is, a write transmission followed by a repeated start instead of a stop condition prepares the IC for data reading.

## SMBus Interrupts

These PCMCIA power-switch ICs are slave devices only, and never initiate communications except by asserting an interrupt (by pulling INT low). Interrupts are generated only for reporting fault conditions, including overcurrent at VCCA, VCCB, VPPA, or VPPB, plus IC thermal overload. If an interrupt occurs, it can be an indication of impending system failure. The host system can react by going into suspend mode or taking other action, and come back later to interrogate the IC via the interrupt pointer to determine status or perform corrective action (such as disabling the appropriate power switch that might be connected to a shorted PC card). The fastest method for turning off the switches in response to a fault condition is to cycle the voltage on VL in order to generate a power-on reset (which clears all of the SMBus registers). Note that the SMBus registers retain their data even if the main VCC supplies are turned off, provided that VL is kept powered.

When a fault occurs, $\overline{\text { INT }}$ is immediately asserted and latched low. If the fault is momentary and disappears before the IC is serviced, the data is still latched in the interrupt pointer and INT remains asserted. Normally, the master (host system or PCMCIA digital controller) now sends out the interrupt pointer address (0011000) followed by a read bit. INT is cleared and the PCMCIA IC responds by putting out its address on the bus. If the fault persists, INT is re-asserted, but the data in the fault registers is not re-loaded. The data in the fault latches only reflects the first time $\overline{\mathrm{NT}}$ is asserted.
Normally, the master now sends out the appropriate PCMCIA switch address on the bus, followed by a read bit. The data in the fault registers is then clocked out onto the bus (an action which also clears the fault registers). If the fault still persists, the fault bits and INT are latched again.
The interrupt pointer address provides quick fault identification for simple slave devices that lack the complex, expensive logic needed to be a bus master. The host can read the interrupt pointer to determine which slave device generated an INT interrupt signal. The interrupt pointer address can activate several different slave devices simultaneously, similar to an $I^{2} \mathrm{C}$ general call. Any slave device that generated an interrupt will attempt to identify itself by putting its own address on the bus during the first read byte. If more than one slave attempts to respond, bus arbitration rules apply and the device with the lower address code wins. The losing device won't generate an acknowledge and will continue to hold the INT line low until serviced, which implies that the host interrupt input must be level-sensitive.

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{\text {TM }}$ Serial Interface



L09IXVW

Figure 1. Detailed Block Diagram

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{\text {TM }}$ Serial Interface

MAX1601


Figure 2. SMBus Write Timing Diagram


Figure 3. SMBus Read Timing Diagram

## Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{\text {TM }}$ Serial Interface

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :---: | :--- |
| MAX1601CAI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX1601C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX1601EAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |

* Contact factory for dice specifications.


# Dual-Channel Cardbus and PCMCIA Power Switch with SMBus ${ }^{T M}$ Serial Interface 

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

