

## 12-Bit, 10Msps, TTL-Output ADC

## General Description

The MAX1170 analog-to-digital converter (ADC) is a 12-bit monolithic ADC capable of sample rates greater than 10Msps. An on-board input buffer and track/hold function ensure excellent dynamic performance without the need for external components. A 5pF input capacitance minimizes development problems.
Logic inputs and outputs are TTL compatible. An overrange output signal is provided to indicate overflow conditions. Output data format is straight binary. Power dissipation is a very low 1.1 W with power-supply voltages of +5.0 V and -5.2 V . The MAX1170 also provides a wide input voltage range of $\pm 2.0 \mathrm{~V}$.
The MAX1170 is available in a 32 -lead ceramic sidebrazed package and a 44 -lead surface-mount CERQUAD package.

Applications
Radar Receivers
Professional Video
Instrumentation
Imaging
Digital Communications
Digital Spectrum Analyzers

Functional Diagram


- Monolithic, 12-Bit, 10Msps Converter
- On-Chip Track/Hold
- $\pm 2.0 \mathrm{~V}$ Analog Input Range
- High Input Impedance
- 66dB SNR at 1MHz Input
- Low Power: 1.1W
- 5pF Input Capacitance
- TTL-Compatible Outputs

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :---: | :--- |
| MAX1170CDJ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 32 Ceramic SB |
| MAX1170CBH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 CERQUAD |

Pin Configurations


MAXI/V Maxim Integrated Products

## 12-Bit, 10Msps, TTL-Output ADC

## ABSOLUTE MAXIMUM RATINGS

VCC ...................................................................................... 6 V
 VFB, VFT ................................................................ $-3.0 \mathrm{~V},+3.0 \mathrm{~V}$ Reference Ladder Current.................................................. 12 mA
CLK IN , 12 mA VCC

Digital Outputs
mA to -30 mA
Operating Temperature Range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Junction Temperature (T) .......... $+175^{\circ} \mathrm{C}$ Storage Temperature Range ................................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10sec) ............................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \quad \mathrm{D} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}= \pm 2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SB}}=-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ST}}=+2.0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz}, 50 \%\right.$ clock duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | $\begin{aligned} & \hline \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 12 |  |  | Bits |
| DC ACCURACY ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |
| Integral Nonlinearity | $\pm$ full scale | IV |  | $\pm 2.0$ |  | LSB |
| Differential Nonlinearity | 250kHz sample rate | IV |  | $\pm 0.8$ |  | LSB |
| No Missing Codes |  | I |  | Guaranteed |  |  |
| ANALOG INPUT |  |  |  |  |  |  |
| Input Voltage Range |  | VI |  | $\pm 2.0$ |  | V |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I |  | 30 | 60 | $\mu \mathrm{A}$ |
| Input Resistance | V IN $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 100 | 300 |  | $\mathrm{k} \Omega$ |
| Input Capacitance |  | V |  | 5 |  | pF |
| Input Bandwidth | 3dB small signal | V |  | 120 |  | MHz |
| Positive Full-Scale Error |  | V |  | $\pm 5.0$ |  | LSB |
| Negative Full-Scale Error |  | V |  | $\pm 5.0$ |  | LSB |
| REFERENCE INPUT |  |  |  |  |  |  |
| Reference Ladder Resistance |  | VI | 500 | 800 |  | $\Omega$ |
| Reference Ladder Tempco |  | V |  | 0.8 |  | $\Omega /{ }^{\circ} \mathrm{C}$ |
| TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Maximum Conversion Rate |  | VI | 10 |  |  | MHz |
| Overvoltage Recovery Time |  | V |  | 20 |  | ns |
| Pipeline Delay (Latency) |  | VI |  |  | 1 | Clock Cycle |
| Output Delay | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 14 | 18 | ns |
| Aperture Delay Time | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 1 |  | ns |
| Aperture Jitter Time | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | V |  | 5 |  | ps-RMS |

## 12-Bit, 10Msps, TTL-Output ADC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \quad \mathrm{DV} \mathrm{CC}=+5.0 \mathrm{~V}, \mathrm{~V} \mathrm{~V}= \pm 2.0 \mathrm{~V}, \mathrm{~V} \mathrm{SB}=-2.0 \mathrm{~V}, \mathrm{~V} \mathrm{ST}=+2.0 \mathrm{~V}, \mathrm{fCLK}=10 \mathrm{MHz}, 50 \%\right.$ clock duty cycle, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)


## 12-Bit, 10Msps, TTL-Output ADC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \quad \mathrm{DV} \mathrm{CC}=+5.0 \mathrm{~V}, \mathrm{~V} \mathrm{~V}= \pm 2.0 \mathrm{~V}, \mathrm{~V} \mathrm{SB}=-2.0 \mathrm{~V}, \mathrm{~V} \mathrm{ST}=+2.0 \mathrm{~V}, \mathrm{fCLK}=10 \mathrm{MHz}, 50 \%\right.$ clock duty cycle, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | TEST <br> LEVEL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |
| Voltages | $\mathrm{V}_{\mathrm{CC}}$ | IV | 4.75 | 5.0 | 5.25 | V |
|  | DVCC | IV | 4.75 | 5.0 | 5.25 |  |
|  | -VEE | IV | -4.95 | -5.2 | -5.45 |  |
| Currents | ICC, $\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ | I |  | 135 | 150 | mA |
|  | DICC, $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | IV |  | 40 | 55 |  |
|  | $-_{\text {IEE, }} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I |  | 45 | 70 |  |
| Power Dissipation |  | VI |  | 1.1 | 1.3 | W |
| Power-Supply Rejection | $5 \mathrm{~V} \pm 0.25 \mathrm{~V},-5.2 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | V |  | 1.0 |  | LSB |

Note 1: Typical thermal impedances (unsoldered, in free air):
32 Ceramic SB: $\theta j_{A}=50^{\circ} \mathrm{C} / \mathrm{W}$
44 CERQUAD: $\theta \mathrm{j}_{\mathrm{A}}=78^{\circ} \mathrm{C} / \mathrm{W}, \theta \mathrm{j}_{\mathrm{A}}$ at $1 \mathrm{~m} / \mathrm{s}$ airflow $=58^{\circ} \mathrm{C} / \mathrm{W}, \theta \mathrm{j} \mathrm{C}=3.3^{\circ} \mathrm{C} / \mathrm{W}$
Use forced-air cooling or heatsinking to maintain $\mathrm{T}_{\mathrm{j}} \leq 150^{\circ} \mathrm{C}$.

## TEST LEVEL CODES

All electrical characteristics are subject to the following conditions:
All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality
Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.
Unless otherwise noted, all tests are pulsed; therefore, $\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{C}}=\mathrm{T}_{\mathrm{A}}$.

## TEST LEVEL TEST PROCEDURE

I $100 \%$ production tested at the specified temperature.
II $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and sample tested at the specified temperatures.
III QA sample tested only at the specified temperatures.
IV Parameter is guaranteed (but not tested) by design and characterization data.

V Parameter is a typical value for information purposes only.
VI $\quad 100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Parameter is guaranteed over specified temperature range.

## 12-Bit, 10Msps, TTL-Output ADC




## 12-Bit, 10Msps, TTL-Output ADC

MAX1170
Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| Ceramic SB | CERQUAD |  |  |
| 1,15 | 14, 41 | DGND | Digital Ground |
| 2-13 | 43, 44, 1-10 | D0-D11 | TLL Outputs ( $\mathrm{D} 0=\mathrm{LSB}$ ) |
| 14 | 13 | D12 | TTL Output Overrange Bit |
| 16, 32 | 15, 40 | DVCC | Digital +5.0V Supply (TTL Outputs) |
| 17 | 17 | CLK | TTL Clock Input |
| 18, 31 | 19, 39 | VEE | -5.2V Supply |
| 19, 30 | 21, 37 | AGND | Analog Ground |
| 20, 29 | 23, 35 | VCC | +5.0V Supply |
| 21 | 25 | VFT | Force for Top of Reference Ladder |
| 22 | 26 | VST | Sense for Top of Reference Ladder |
| 23 | 27 | VRT3 | Voltage Reference Tap 3 |
| 24 | 28 | VIN | Analog Input, $\pm 2.0 \mathrm{~V}$ typical |
| 25 | 29 | VRT2 | Voltage Reference Tap 2 |
| 26 | 30 | VRT1 | Voltage Reference Tap 1 |
| 27 | 31 | VSB | Sense for Bottom of Reference Ladder |
| 28 | 32 | VFB | Force for Bottom of Reference Ladder |
| - | $\begin{aligned} & 11,12,16,18, \\ & 20,22,24,33, \\ & 34,36,38,42 \end{aligned}$ | N.C. | No Connection |

## 12-Bit, 10Msps, TTL-Output ADC



Figure 1a. Timing Diagram


Figure 1b. Single-Event Clock
Table 1. Timing Parameters

| PARAMETER | DESCRIPTION | MIN | TYP | MAX |
| :---: | :--- | :---: | :---: | :---: |
| $t_{D}$ | CLK to Data Valid Prop Delay |  | 14 | 18 |
| UPWH | CLK High Pulse Width | 30 | ns |  |
| tPWL | CLK Low Pulse Width | 30 | ns |  |

Detailed Description
The MAX1170 requires few external components to achieve the stated operation and performance. Figure 2 shows the typical interface requirements when using the MAX1170 in normal circuit operation. The following section provides a description of the pin functions and outlines critical performance criteria for achieving the optimal device performance.

Power Supplies and Grounding
The MAX1170 requires -5.2 V and +5 V analog supply voltages. The +5 V supply is common to analog VCC and digital $D V_{C C}$. A ferrite bead in series with each supply line reduces the transient noise injected into the analog Vcc. These beads should be connected as close to the device as possible. The connection between the beads and the MAX1170 should not be shared with any other device. Bypass each power-supply pin as close to the device as possible. Use $0.1 \mu \mathrm{~F}$ for VEE and VCC, and $0.01 \mu \mathrm{~F}$ for DVCC (chip capacitors are preferred).

## 12-Bit, 10Msps, TTL-Output ADC



Figure 2. Typical Interface Circuit

# 12-Bit, 10Msps, TTL-Output ADC 

AGND and DGND are the two grounds available on the MAX1170. These two internal grounds are isolated on the device. The use of ground planes is recommended to achieve optimum device performance. DGND is needed for the DVCC return path ( 40 mA typical) and for the return path for all digital output logic interfaces. AGND and DGND should be separated from each other and connected together only at the device through a ferrite bead.
A Schottky or hot carrier diode connected between AGND and $\mathrm{V}_{\mathrm{EE}}$ is required. The use of separate power supplies between VCC and DVCC is not recommended due to potential power-supply sequencing latchup conditions. Use of the recommended interface circuit shown in Figure 2 will provide optimum device performance for the MAX1170.

Voltage Reference
The MAX1170 requires the use of two voltage references: $\mathrm{V}_{\mathrm{FT}}$ and $\mathrm{V}_{\mathrm{FB}}$. $\mathrm{V}_{\mathrm{FT}}$ is the force for the top of the voltage reference ladder ( +2.5 V typical), $\mathrm{V}_{F B}(-2.5 \mathrm{~V}$ typical) is the force for the bottom of the voltage reference ladder. Both voltages are applied across an internal reference ladder resistance of $800 \Omega$. The +2.5 V voltage source for reference $\mathrm{V}_{F T}$ must be current limited to 20 mA maximum if a different driving circuit is used in place of the recommended reference circuit shown in Figures 2 and 3.
In addition, there are five reference ladder taps ( $\mathrm{V}_{\mathrm{ST}}$, $\mathrm{VR}_{\mathrm{T} 1}$, $\mathrm{VRT}_{\mathrm{T} 2}$, $\mathrm{VRT}_{\mathrm{T} 3}$, and $\mathrm{V}_{\mathrm{SB}}$ ). $\mathrm{V}_{\mathrm{ST}}$ is the sense for the top of the reference ladder $(+2.0 \mathrm{~V})$, VRT2 is the midpoint of the ladder ( 0.0 V typical), and $\mathrm{V}_{\mathrm{SB}}$ is the sense for the bottom of the reference ladder $(-2.0 \mathrm{~V})$. VRT1 and $\mathrm{VR}_{\mathrm{T} 3}$ are quarter-point ladder taps ( +1.0 V and -1.0 V typical, respectively). The voltages seen at VST and VSB are the true full-scale input voltages of the device when $\mathrm{V}_{\mathrm{FT}}$ and $\mathrm{V}_{\mathrm{FB}}$ are driven to the recommended voltages ( +2.5 V and -2.5 V typical, respectively). $\mathrm{V}_{S T}$ and $V_{S B}$ can be used to monitor the actual full-scale input voltage of the device. VRT1, VRT2, and VRT3 should not be driven to the expected ideal values, as is commonly done with standard flash converters. A decoupling capacitor of $0.01 \mu \mathrm{~F}$ connected to AGND from each tap is recommended to minimize high-frequency noise injection.
The analog input range will scale proportionally with respect to the reference voltage if a different input


Figure 3. Analog Equivalent Input Circuit
range is required. The maximum scaling factor for device operation is $\pm 20 \%$ of the recommended reference voltages of $\mathrm{V}_{\mathrm{FT}}$ and $\mathrm{V}_{\mathrm{FB}}$. However, because the MAX1170 is laser trimmed to optimize performance with $\pm 2.5 \mathrm{~V}$ references, its accuracy will degrade if operated beyond a $\pm 2 \%$ range.
An example of a recommended reference driver circuit is shown in Figure 2. IC1 is REF-03, the +2.5 V reference with a tolerance of $0.6 \%$ or $\pm 0.015 \mathrm{~V}$. The $10 \mathrm{k} \Omega$ potentiometer supports an adjustable range of 150 mV . IC2 is recommended to be an OP-07 or equivalent device. R2 and R3 must be matched to within $0.1 \%$ with good TC tracking to maintain a 0.3LSB matching between $V_{F T}$ and $V_{F B}$. If $0.1 \%$ matching is not met, then potentiometer R4 can be used to adjust the $\mathrm{V}_{\mathrm{FB}}$ voltage to the desired level. Adjust R1 and R4 such that VST and V SB are exactly +2.0 V and -2.0 V , respectively.
The following errors are defined:

$$
\begin{aligned}
+\mathrm{FS} \text { error } & =\text { top of ladder offset voltage } \\
& =\Delta(+\mathrm{FS}-\mathrm{VST}) \\
-\mathrm{FS} \text { error } & =\text { bottom of ladder offset voltage } \\
& =\Delta(-\mathrm{FS}-\mathrm{V} \mathrm{SB})
\end{aligned}
$$

Where the +FS (full scale) input voltage is defined as the output 1LSB above the transition of $1-10$ and 1-11, and the -FS input voltage is defined as the output 1LSB below the transition of $0-00$ and $0-01$.

## 12-Bit, 10Msps, TTL-Output ADC



Figure 4. Digital Output Characteristics

## Analog Input

$\mathrm{V}_{\mathrm{IN}}$ is the analog input. The full-scale input range will be $80 \%$ of the reference voltage or $\pm 2 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{FB}}=-2.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{FT}}=+2.5 \mathrm{~V}$.
The drive requirements for the analog inputs are minimal compared to those of conventional flash converters, due to the MAX1170's extremely low 5 pF input capacitance and high $300 \mathrm{k} \Omega$ input impedance. For example, for an input signal of $\pm 2 \mathrm{Vp}-\mathrm{p}$ with an input frequency of 10 MHz , the peak output current required for the driving circuit is only $628 \mu \mathrm{~A}$.

## Clock Input

The MAX1170 is driven from a single-ended TTL input (CLK). For optimal noise performance, the clock input slew rate should be a minimum of 6 ns. Because of this, the use of fast logic is recommended. The clock input duty cycle should be $50 \%$ where possible, but performance will not be degraded if kept within the range of $40 \%$ to $60 \%$. However, in any case, the clock pulse width (tPWH) must be kept at 300ns maximum to ensure proper operation of the internal track/hold amplifier (Figure 1a). The analog input signal is latched on the rising edge of the CLK.

The clock input must be driven from fast TTL logic ( $\mathrm{VHH}^{\leq}$ 4.5 V , tRISE < 6 ns ). In the event the clock is driven from a high current source, use a $100 \Omega$ resistor (R1, Figure 2) in series to current limit to approximately 45 mA .

## Digital Outputs

The format of the output data (D0-D11) is straight binary (Table 2). The outputs are latched on the rising edge of CLK with a typical propagation delay of 14 ns . There is a one clock cycle latency between CLK and the valid output data (Figure 1a).
The digital outputs' rise times and fall times are not symmetrical. The rise time's typical propagation delay is 14 ns , and the typical fall time is 6 ns (Figure 4). The nonsymmetrical rise and fall times create approximately 8 ns of invalid data.
Table 2. Output Data Information

| ANALOG <br> INPUT | OVERRANGE <br> D10 | OUTPUT CODE <br> D9-D0 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $>+2.0 \mathrm{~V}+1 / 2 \mathrm{LSB}$ | 1 | 111111 | 1111 |  |
| $+2.0 \mathrm{~V}-1 \mathrm{LSB}$ | 0 | 11 | 1111 | 1110 |
| 0.0 V | 0 | 00 | $00 \varnothing \varnothing$ | $00 \varnothing \varnothing$ |
| $-2.0 \mathrm{~V}+1 \mathrm{LSB}$ | 0 | 00 | 0000 | 0000 |
| $<-2.0 \mathrm{~V}$ | 0 | 00 | 0000 | 0000 |

(Ø indicates the flickering bit between logic 0 and 1).

## 12-Bit, 10Msps, TTL-Output ADC

## Overrange Output

The overrange output (D12) is an indication that the analog input signal has exceeded the full-scale input voltage by 1LSB. When this condition occurs, the outputs will switch to logic 1s. All other data outputs are unaffected by this operation. This feature makes it possible to include the MAX1170 in higher resolution systems.

Evaluation Board
The MAX1170 evaluation kit (EV kit) is available to aid designers in demonstrating the full performance of the MAX1172 (or of the MAX1170/MAX1171). This board includes a reference circuit, clock driver circuit, output data latches, and on-board reconstruction of the digital data. A separate EV kit manual describing the operation of this board is available. Contact the factory for price and availability.

## 12-Bit, 10Msps, TTL-Output ADC



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600
© 1996 Maxim Integrated Products
Printed USA
ЛМХХІМ is a registered trademark of Maxim Integrated Products.

