

500Mps, 8-Bit ADC with Track/Hold

General Description

The MAX101A ECL-compatible, 500Mps, 8-bit analog-to-digital converter (ADC) allows accurate digitizing of analog signals from DC to 250MHz (Nyquist frequency). Dual monolithic converters, driven by the track/hold (T/H), operate on opposite clock edges (time interleaved). Designed with Maxim's proprietary advanced bipolar processes, the MAX101A contains a high-performance T/H amplifier and two quantizers in an 84-pin ceramic flat pack.

The innovative design of the internal T/H ensures an exceptionally wide 1.2GHz input bandwidth and aperture delay uncertainty of less than 2ps, resulting in a high 7.0 effective bits at the Nyquist frequency. Special comparator output design and decoding circuitry reduce out-of-sequence code errors. The probability of erroneous codes due to metastable states is reduced to less than 1 error per 10^{15} clock cycles. And, unlike other ADCs that can have errors resulting in false full-scale or zero-scale outputs, the MAX101A keeps the error magnitude to less than 1LSB.

The analog input is designed for either differential or single-ended use with a $\pm 250\text{mV}$ range. Sense pins for the reference input allow full-scale calibration of the input range or facilitate ratiometric use.

Phase adjustment is available to adjust the relative sampling of the converter halves for optimizing converter performance. Input clock phasing is also available for interleaving several MAX101As for higher effective sampling rates.

Features

- ◆ 500Mps Conversion Rate
- ◆ 7.0 Effective Bits Typical at 250MHz
- ◆ 1.2GHz Analog Input Bandwidth
- ◆ Less than $\pm 1/2\text{LSB}$ INL
- ◆ 50Ω Differential or Single-Ended Inputs
- ◆ $\pm 250\text{mV}$ Input Signal Range
- ◆ Ratiometric Reference Inputs
- ◆ Dual Latched Output Data Paths
- ◆ Low Error Rate, Less than 10^{-15} Metastable States
- ◆ 84-Pin Ceramic Flat Pack

Applications


High-Speed Digital Instrumentation
High-Speed Signal Processing
Medical Systems
Radar/Signal Processing
High-Energy Physics
Communications

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX101ACFR*	0°C to +70°C	84 Ceramic Flat Pack (with heatsink)

*Contact factory for 84-pin ceramic flat pack without heatsink.

Functional Diagram



500Msps, 8-Bit ADC with Track/Hold

ABSOLUTE MAXIMUM RATINGS

Supply Voltages (Note 1)	DIV10 Input Voltage (V_{IH} , V_{IL})..... V_{EE} to 0V
V_{CC}0V to +7V	Output Current, ($I_{OUT(max)}$)
V_{EE}-7V to 0V	$T_J < 100^\circ\text{C}$14mA
$V_{CC} - V_{EE}$+12V	$100^\circ\text{C} < T_J < 120^\circ\text{C}$12mA
Analog Input Voltage $\pm 2\text{V}$	Operating Temperature Range..... 0°C to $+70^\circ\text{C}$
Reference Voltage (V_{ART} , V_{BRT}).....-0.3V to +1.5V	Operating Junction Temperature (Note 2)..... 0°C to $+120^\circ\text{C}$
Reference Voltage (V_{ARB} , V_{BRB})-1.5V to +0.3V	Storage Temperature Range -65°C to $+150^\circ\text{C}$
Clock Input Voltage (V_{IH} , V_{IL}).....-2.3V to 0V	Lead Temperature (soldering, 10sec) $+250^\circ\text{C}$

Note 1: The digital control inputs are diode protected. However, limited protection is provided on other pins. Permanent damage may occur on unconnected units under high-energy electrostatic fields. Keep unused units in supplied conductive carrier or shunt the terminals together.

Note 2: Typical thermal resistance, junction-to-case $R_{\theta JC} = 5^\circ\text{C/W}$ and thermal resistance, junction to ambient (MAX101ACFR) $R_{\theta JA} = 12^\circ\text{C/W}$, if 200 lineal ft/min airflow is provided. See *Package Information*.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_{EE} = -5.2\text{V}$, $V_{CC} = +5\text{V}$, $R_L = 100\Omega$ to -2V , V_{ART} , $V_{BRT} = 0.95\text{V}$, V_{ARB} , $V_{BRB} = -0.95\text{V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted. T_{MIN} to $T_{MAX} = 0^\circ\text{C}$ to $+70^\circ\text{C}$.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY						
Resolution			8			Bits
Integral Nonlinearity (Note 4)	INL	AData, BData	$T_A = +25^\circ\text{C}$			LSB
			$T_A = T_{MIN}$ to T_{MAX}			
Differential Nonlinearity	DNL	AData, BData, no missing codes	$T_A = +25^\circ\text{C}$			LSB
			$T_A = T_{MIN}$ to T_{MAX}			
DYNAMIC SPECIFICATIONS						
Effective Bits	ENOB	$f_{CLK} = 500\text{MHz}$, $V_{IN} = 95\%$ full scale (Note 5)	$f_{AIN} = 10\text{MHz}$	7.6		Bits
			$f_{AIN} = 125\text{MHz}$	7.1		
			$f_{AIN} = 250\text{MHz}$	6.7		
Signal-to-Noise Ratio	SNR	$f_{AIN} = 125\text{MHz}$, $f_{CLK} = 500\text{MHz}$, $V_{IN} = 95\%$ full scale (Note 6)	44.5			dB
Maximum Conversion Rate	f_{CLK}	(Note 7)	500			MSPS
Analog Input Bandwidth	BW_{3dB}		1.2			GHz
Aperture Width	t_{AW}	Figure 4	270			ps
Aperture Delay	t_{AD}	Figure 4	1			ns
Aperture Jitter	t_{AJ}	Figure 4	2			ps
ANALOG INPUT						
Input Voltage Range	V_{IN}	AIN+ to AIN-, Table 2, $T_A = T_{MIN}$ to T_{MAX}	Full scale	205		mV
			Zero scale	-290		
Input Offset Voltage	V_{IO}	AIN+, AIN-, $T_A = T_{MIN}$ to T_{MAX}	-23		23	mV
Least Significant Bit Size	LSB	$T_A = T_{MIN}$ to T_{MAX}	1.65		2.35	mV
Input Resistance	R_I	AIN+, AIN-, to GND	49		51	Ω
Input Resistance Temperature Coefficient			0.008			$\Omega/^\circ\text{C}$

500Msps, 8-Bit ADC with Track/Hold

MAX101A

ELECTRICAL CHARACTERISTICS (continued)

($V_{EE} = -5.2V$, $V_{CC} = +5V$, $R_L = 100\Omega$ to $-2V$, V_{ART} , $V_{BRT} = 0.95V$, V_{ARB} , $V_{BRB} = -0.95V$, $T_A = +25^\circ C$, unless otherwise noted. T_{MIN} to $T_{MAX} = 0^\circ C$ to $+70^\circ C$.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT						
Reference String Resistance	R_{REF}	V_{ART} to V_{ARB}	100		190	Ω
Reference String Resistance Temperature Coefficient				0.02		$\Omega/^\circ C$
LOGIC INPUTS						
Digital Input Low Voltage	V_{IL}	CLK, \overline{CLK} , $T_A = T_{MIN}$ to T_{MAX}			-1.50	V
Digital Input High Voltage	V_{IH}	CLK, \overline{CLK} , $T_A = T_{MIN}$ to T_{MAX}	-1.1			V
Digital Input High Current	I_{IH}	DIV10 = 0V, $T_A = T_{MIN}$ to T_{MAX}	1.1		3.1	mA
Input Bias Current	I_B	PHADJ = 0V, $T_A = T_{MIN}$ to T_{MAX}	-40		40	μA
Clock Input Bias Current	I_{CLK}	CLK, $\overline{CLK} = -0.8V$ (no termination), $T_A = T_{MIN}$ to T_{MAX}	-50		50	μA
LOGIC OUTPUTS (Note 8)						
Digital Output Low Voltage	V_{OL}	AData, BData	$T_A = +25^\circ C$	-1.95	-1.60	V
			$T_A = T_{MIN}$ to T_{MAX}	-1.95	-1.50	
		DCLK, \overline{DCLK}	$T_A = +25^\circ C$	-1.3	-1.00	
			$T_A = T_{MIN}$ to T_{MAX}	-1.4	-0.9	
Digital Output High Voltage	V_{OH}	AData, BData, DCLK, \overline{DCLK}	$T_A = +25^\circ C$	-1.02	-0.70	V
			$T_A = T_{MIN}$ to T_{MAX}	-1.10	-0.60	
Digital Output Voltage	$V_{OH} - V_{OL}$	DCLK, \overline{DCLK} , $T_A = T_{MIN}$ to T_{MAX}	275		445	mV
POWER REQUIREMENTS						
Positive Supply Current	I_{VCC}	$V_{CC} = 5.0V$	$T_A = +25^\circ C$	415	855	mA
			$T_A = T_{MIN}$ to T_{MAX}		910	
Negative Supply Current	I_{VEE}	$V_{EE} = -5.2V$	$T_A = +25^\circ C$	-895	-500	mA
			$T_A = T_{MIN}$ to T_{MAX}	-935		
Common-Mode Rejection Ratio	CMRR	$V_{INCM} = \pm 0.5V$	$T_A = T_{MIN}$ to T_{MAX}	35		dB
Power-Supply Rejection Ratio	PSRR	$T_A = T_{MIN}$ to T_{MAX}	$V_{CC}(\text{nom}) = \pm 0.25V$	40		dB
			$V_{EE}(\text{nom}) = \pm 0.25V$	40		

500Msps, 8-Bit ADC with Track/Hold

TIMING CHARACTERISTICS

($V_{EE} = -5.2V$, $V_{CC} = +5V$, $R_L = 100\Omega$ to $-2V$, V_{ART} , $V_{BRT} = 0.95V$, V_{ARB} , $V_{BRB} = -0.95V$, $T_A = +25^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Clock Pulse Width Low	t_{PWL}	CLK, \overline{CLK}		0.9		2.5	ns
Clock Pulse Width High	t_{PWH}	CLK, \overline{CLK}		0.9		2.5	ns
CLK to DCLK Propagation Delay	t_{PD1}	DIV10 = 0, Figures 1 and 2		1.2	2.3	3.4	ns
DCLK to A/BData Propagation Delay	t_{PD2}	DIV10 = 0, Figures 1 and 2		0.7	1.3	1.8	ns
Rise Time	t_R	20% to 80%	DCLK	300			ps
			DATA	500			
Fall Time	t_F	20% to 80%	DCLK	300			ps
			DATA	800			
Pipeline Delay (Latency)	t_{NPD}	Divide-by-1 mode, Figures 2 and 3, Table 1		15		15	Clock Cycles

Note 3: All devices are 100% production tested at $+25^\circ C$ and are guaranteed by design for $T_A = T_{MIN}$ to T_{MAX} as specified.

Note 4: Deviation from best-fit straight line. See *Integral Nonlinearity* section.

Note 5: See the *Signal-to-Noise Ratio and Effective Bits* section in the *Detailed Description of Specifications*.



Note 6: SNR calculated from effective bits performance using the following equation: $SNR(dB) = 1.76 + 6.02 \times \text{effective bits}$.

Note 7: Clock pulse width minimum requirements t_{PWL} and t_{PWH} must be observed to achieve stated performance.

Note 8: Outputs terminated through 100Ω to $-2.0V$.

Typical Operating Characteristics

($V_{EE} = -5.2V$, $V_{CC} = +5V$, $R_L = 100\Omega$ to $-2V$, V_{ART} , $V_{BRT} = 0.95V$, V_{ARB} , $V_{BRB} = -0.95V$, $T_A = +25^\circ C$, unless otherwise noted.)







500Mps, 8-Bit ADC with Track/Hold

Typical Operating Characteristics (continued)





($V_{EE} = -5.2V$, $V_{CC} = +5V$, $R_L = 100\Omega$ to $-2V$, V_{ART} , $V_{BRT} = 0.95V$, V_{ARB} , $V_{BRB} = -0.95V$, $T_A = +25^\circ C$, unless otherwise noted.)

MAX1010A



500Msps, 8-Bit ADC with Track/Hold

Typical Operating Characteristics (continued)
 (V_{EE} = -5.2V, V_{CC} = +5V, R_L = 100Ω to -2V, V_{ART}, V_{BRT} = 0.95V, V_{ARB}, V_{BRB} = -0.95V, T_A = +25°C, unless otherwise noted.)



500Msps, 8-Bit ADC with Track/Hold

Pin Description

MAX101A

PIN	NAME	FUNCTION
1	PAD	Internal connection, leave open.
2, 62	CLK	Complementary Differential Clock Inputs. Can be driven from standard 10KH ECL with the following considerations: Internally, pins 2, 62 and 3, 61 are the ends of a 50Ω transmission line. Either end can be driven with the other end terminated with 50Ω to -2V. See <i>Typical Operating Circuit</i> .
3, 61	$\overline{\text{CLK}}$	
4, 7, 15, 18, 24, 27, 30, 34, 37, 40, 46, 49, 57, 60, 64, 67, 68, 70, 71, 74, 77, 78, 79, 82, 84	GND	Power-Supply Ground
5, 59	$\overline{\text{TRK1}}$	Phasing inputs (normally left open). See <i>Applications Information</i> section.
6, 58	TRK1	
8, 21, 43, 56, 81	V _{CC}	Positive Power Supply, +5V ±5% nominal
9	V _{RB}	*B* side negative reference voltage input (Note 9)
10	V _{RBS}	*B* side negative reference voltage sense (Note 9)
11	TP4	Internal connection, leave pin open.
12	TP3	Internal connection, leave pin open.
13	V _{BRTS}	*B* side positive reference voltage sense (Note 9)
14	V _{BRT}	*B* side positive reference voltage input (Note 9)
16, 48, 63	N.C.	No Connect—no internal connection to these pins.
29	SUB	Circuit Substrate contact. This pin must be connected to V _{EE} .
31	$\overline{\text{DCLK}}$	Complementary Differential Clock Outputs. Used to synchronize following circuitry: Outputs A0–A7 are valid after DCLK's rising edge. B0–B7 output data are valid after DCLK's falling edge (see Figure 1 for output timing information).
33	DCLK	
32, 69, 80	V _{EE}	Negative Power Supply, -5.2V ±5% nominal
35	DIV10	Divide by 10 mode. Leave open for normal operation. Selects test mode when grounded.
36, 38, 39, 41, 42, 44, 45, 47	A7–A0	AData and BData Outputs. A0 and B0 are the LSBs, and A7 and B7 are the MSBs. AData and BData outputs conform to ECL logic swings and drive 100Ω transmission lines. Terminate with 100Ω to -2V (120Ω for T _j > +100°C). See Figures 1–3.
28, 26, 25, 23, 22, 20, 19, 17	B7–B0	

500Msps, 8-Bit ADC with Track/Hold

Pin Description (continued)

PIN	NAME	FUNCTION
50	VART	"A" side positive reference voltage input (Note 9)
51	VARTS	"A" side positive reference voltage sense (Note 9)
52	TP1	Internal connection, leave pin open.
53	TP2	Internal connection, leave pin open.
54	VARBS	"A" side negative reference voltage sense (Note 9)
55	VARB	"A" side negative reference voltage input (Note 9)
65	TP5	Internal connection, leave pin open.
66	TP6	Internal connection, leave pin open.
72, 73	AIN+	Analog Inputs, internally terminated with 50Ω to ground. Full-scale linear input range is approximately ±250mV. Drive AIN+ and AIN- differentially for best high-frequency performance.
75, 76	AIN-	
83	PHADJ	Phase adjustment for T/H. Normally connected to ground. A phase adjustment of approximately ±18ps can be made by varying this pin's bias point to optimize interleaving between sides A and B (Note 10).

Note 9: VART, VARB, VBRT, and VBRB should be adjusted separately from a well bypassed reference circuit to ensure proper amplitude and offset matching. The sense connections to each of these terminals allows precision setting of the reference voltage. The reference ladder is similar for both converter halves (check electrical section for values). Any noise on these terminals will severely reduce overall performance.

Note 10: Good results are obtained by connecting the PHADJ input to ground. Improve performance by applying a voltage between ±1.25V to this input. The time that the "A" T/H bridge samples relative to the time that the "B" T/H bridge samples can be varied through a ±18ps range.




Figure 1. Output Timing, Normal Mode (DIV10 = OPEN)

500Msps, 8-Bit ADC with Track/Hold

Definitions of Specifications

Signal-to-Noise Ratio and Effective Bits

Signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other analog-to-digital (A/D) output signals. The theoretical minimum A/D noise is caused by quantization error and is a direct result of the ADC's resolution: $SNR = (6.02N + 1.76)dB$, where N is the number of effective bits of resolution. Therefore, a perfect 8-bit ADC can do no better than 50dB. The FFT plots in the *Typical Operating Characteristics* show the output level in various spectral bands.

Effective bits is calculated from a digital record taken from the ADC under test. The quantization error of the ideal converter equals the total error of the device. In addition to ideal quantization error, other sources of error include all DC and AC nonlinearities, clock and aperture jitter, missing output codes, and noise. Noise on references and supplies also degrades effective bits performance.

The ADC's input is sine-wave filtered with an anti-aliasing filter to remove any harmonic content. The digital record taken from this signal is compared against a mathematically generated sine wave. DC offsets, phase, and amplitudes of the mathematical model are adjusted until a best-fit sine wave is found. After subtracting this sine wave from the digital record, the residual error remains. The RMS value of the error is applied in the following equation to yield the ADC's effective bits.

$$\text{Effective bits} = N - \log_2 \frac{\text{measured RMS error}}{\text{ideal RMS error}}$$

where N is the resolution of the converter. In this case, $N = 8$.

The worst-case error for any device will be at the converter's maximum clock rate with the analog input near the Nyquist rate (one-half the input clock rate).

Aperture Width and Jitter

Aperture width is the time the T/H circuit takes to disconnect the hold capacitor from the input circuit (i.e., to turn off the sampling bridge and put the T/H in hold mode). Aperture jitter is the sample-to-sample variation in aperture delay (Figure 4).

Error Rates

Errors resulting from metastable states may occur when the analog input voltage, at the time the sample is taken, falls close to the decision point for any one of the input comparators. The resulting output code for many




Figure 4. T/H Aperture Timing

typical converters can be incorrect, including false full- or zero-scale output. The MAX101A's unique design reduces the magnitude of this type of error to 1LSB, and reduces the probability of the error occurring to less than one in every 10^{15} clock cycles. If the MAX101A were operated at 500MHz, 24 hours a day, this would translate to less than one metastable state error every 46 days.

Integral Nonlinearity

Integral nonlinearity is the deviation of the transfer function from a reference line measured in fractions of 1LSB using a "best straight line" determined by a least square curve fit.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between the measured LSB step and an ideal LSB step size between adjacent code transitions. DNL is expressed in LSBs and is calculated using the following equation:

$$DNL(\text{LSB}) = \frac{[V_{\text{MEAS}} - (V_{\text{MEAS}} - 1)] - \text{LSB}}{\text{LSB}}$$

where $V_{\text{MEAS}} - 1$ is the measured value of the previous code.

A DNL specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

500Msps, 8-Bit ADC with Track/Hold

MAX101A

Detailed Description

Converter Operation

The parallel or "flash" architecture used by the MAX101A provides the fastest multibit conversion of all common integrated ADC designs. The basic element of a flash, as with all other ADC architectures, is the comparator, which has a positive input, a negative input, and an output. If the voltage at the positive input is higher than the negative input (connected to a reference), the output will be high. If the positive input voltage is lower than the reference, the output will be low. A typical n-bit flash consists of $2^n - 1$ comparators with negative inputs evenly spaced at 1LSB increments from the bottom to the top of the reference ladder. For n = 8, there are 255 comparators.

For any input voltage, all the comparators with negative inputs connected to the reference ladder below the input voltage will have outputs of 1 and all comparators with negative inputs above the input voltage will have outputs of 0. Decode logic is provided to convert this information into a parallel n-bit digital word (the output) corresponding to the number of LSBs (minus 1) that the input voltage is above the bottom of the ladder.

The comparators contain latch circuitry and are clocked. This allows the comparators to function as described previously when, for example, clock is low. When clock goes high (samples) the comparator will latch and hold its state until the clock goes low again.

The MAX101A uses a monolithic, dual-interleaved parallel quantizer chip with two separate 8-bit converters. These converters deliver results to the A and B output latches on alternate negative edges of the input clock.

Track/Hold

As with all ADCs, if the input waveform is changing rapidly during the conversion, the effective bits and SNR will decrease. The MAX101A has an internal track/hold (T/H) that increases attainable effective-bits performance and allows more accurate capture of analog data at high conversion rates.

The internal T/H circuit provides two important circuit functions for the MAX101A:

- 1) Its nominal voltage gain of 4 reduces the input driving signal to $\pm 250\text{mV}$ differential (assuming a $\pm 0.95\text{V}$ reference).
- 2) It provides a differential 50Ω input that allows easy interface to the MAX101A.

Table 1. Output Mode Control

DIV10	DCLK* (MHz)	MODE	DESCRIPTION
OPEN	250	Normal Divide by 2	AData and BData valid on opposite DCLK edges (AData on rise, BData on fall).
GND	50	Test Divide by 10	AData and BData valid on opposite DCLK edges (AData on rise, BData on fall). Data sampled at input CLK rate but 4 out of every 5 samples discarded.

* Input clocks (CLK, CLK) = 500MHz for all above combinations. In all modes, the output clock DCLK will be a 50% duty-cycle signal.

Data Flow

The MAX101A's internal T/H amplifier samples the analog input voltage for the ADC to convert. The T/H is split into two sections that operate on alternate negative clock edges. The input clock, CLK, is conditioned by the T/H and fed to the A/D section. The output clock, DCLK, used for output data timing, will be divided by 2 or 10 from the input clock (Table 1). This results in an output data rate of 250Mbps on each output port in normal mode and 50Mbps in test mode. The differential inputs, AIN+ and AIN-, are tracked continuously between data samples. When a negative strobe edge is sensed, one-half of the T/H goes into hold mode (Figure 4). When the strobe is low, the just-acquired sample is presented to the ADC's input comparators. Internal processing of the sampled data takes an additional 15 clock cycles before it is available at the outputs, AData and BData. See Figures 1–3 for timing.

Applications Information

Analog Input Ranges

Although the normal operating range is $\pm 250\text{mV}$, the MAX101A can be operated with up to $\pm 500\text{mV}$ on each input with respect to ground. This extended input level includes the analog signal and any DC common-mode voltage.

To obtain full-scale digital output with differential input drive, a nominal $+250\text{mV}$ must be applied between AIN+ and AIN-. That is, AIN+ = $+125\text{mV}$ and AIN- = -125mV (with no DC offset). Mid-scale digital output code occurs when there is no voltage difference across the analog inputs. Zero-scale digital output code, with differential -250mV drive, occurs when AIN+ = -125mV and AIN- = $+125\text{mV}$. Table 2 shows how the output of the converter stays at all ones (full scale) when over-ranged or all zeros (zero scale) when under-ranged.

500Msps, 8-Bit ADC with Track/Hold

CLK and DCLK

All input and output clock signals are differential. The input clocks, CLK and $\overline{\text{CLK}}$, are the primary timing signals for the MAX101A. CLK (pins 2, 62) and $\overline{\text{CLK}}$ (pins 3, 61) are fed to the internal circuitry through an internal 50Ω transmission line. One set of CLK, $\overline{\text{CLK}}$ inputs should be driven and the other pair terminated by 50Ω to -2V. Either set of inputs can be used as the driven inputs (input lines are balanced) for easy circuit connection. A minimum pulse width (t_{PWL}) is required for CLK and $\overline{\text{CLK}}$ (Figures 1-3).

For best performance and consistent results, use a low-phase-jitter clock source for CLK and $\overline{\text{CLK}}$. Phase jitter larger than 2ps from the input clock source reduces the converter's effective bits performance and causes inconsistent results. The clock supplied to the MAX101A is internally divided by two, reshaped, and buffered. This divided clock becomes the internal signal used as strobes for the converters.

DCLK and $\overline{\text{DCLK}}$ are output clock signals derived from the input clocks and are used for external timing of the AData and BData outputs. (AData is valid after the rising edge of DCLK, and BData is valid after the falling edge.) They are fixed at one-half the rate of the input clocks in normal mode (Table 1). The MAX101A is characterized to work with 500MHz maximum input clock frequencies. See *Typical Operating Circuit*.

Output Mode Control (DIV10)

When DIV10 is grounded, it enables the test mode, where the input incoming clock is divided by ten. This reduces the output data and clock rates by a factor of 5, allowing the output clock duty cycle to remain at 50%. The clock to output phasing remains the same and four out of every five sampled input values are discarded.

When left open, this input (DIV10) is pulled low by internal circuitry and the converter functions in its normal mode.

Layout, Grounding, and Power Supplies

A +5V $\pm 5\%$ supply as well as a -5.2V $\pm 5\%$ supply is needed for proper operation. Bypass the V_{EE} and V_{CC} supply pins to GND with high-quality 0.1 μF and 0.001 μF ceramic capacitors located as close to the package as possible. Connect all ground pins to a ground plane to optimize noise immunity and device accuracy. Turn on the fan before connecting the power supplies. See *Package Information* for the required airflow.

Phase Adjust

This control pin affects the point in time that one-half of the converter samples the input signal relative to the other half. PHADJ is normally connected to ground (0V), but can be adjusted over a $\pm 1.25\text{V}$ range that typically provides a $\pm 18\text{ps}$ adjustment between the "A" side T/H bridge strobe and the "B" side T/H bridge strobe.


Interleaving (Input Clock Phasing)

To interleave two MAX101As it is necessary to know on which positive edge of the input clock data will change. At power-up, the clock edge from which AData and BData are synchronized is undetermined. The converter can work from a specific input clock edge, as described in the following paragraph.

TRK1 and $\overline{\text{TRK1}}$ are differential inputs that are used in addition to the normal input clock (CLK) to set data phasing. A signal at one-half the input clock rate with the proper setup and hold times (setup and hold typically 300ps) is applied to these inputs. Choose AData by applying a logic "1" to TRK1 ("0" to $\overline{\text{TRK1}}$) before CLK's negative transition. Choose BData by applying a logic "0" to TRK1 before CLK's negative edge ("1" to $\overline{\text{TRK1}}$). Voltages at the TRK1 input between $\pm 50\text{mV}$ are interpreted as logic "1" and voltages between -350mV and -500mV are interpreted as logic "0".

500Msps, 8-Bit ADC with Track/Hold


Pin Configuration



500Mps, 8-Bit ADC with Track/Hold



Typical Operating Circuit

MAX101A



500Msps, 8-Bit ADC with Track/Hold

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.