# PRELIMINARY

Notice. This is not a final specification. Some parametric limits are subject to change.

# MITSUBISHI ICs (AV COMMON) M52797SP/FP AV SWITCH with I2C BUS CONTROL

#### DESCRIPTION

The M52797 is AV switch semiconductor integrated circuit with I2C bus control .

This IC contains 1-channel of 4-input audio switches and 1channel of 4-input video switches. Each audio switches and video switches can be controled independently.


The video switches contain amplifiers can be controled a gain of output 0dB or 6dB .

#### FEATURES

•Video and stereo sound switches in one package

•Wide frequency range (video switch).....DC~20MHz •High separation (video switch)

....Crosstalk -60dB ( typ. ) at 1MHz •Two types of packages are provided : SDIP with a lead pitch of 1.778mm ( M52797SP ) ; and SOP with a lead pitch of 1.27mm ( M52797FP ) .




### APPLICATION

Video equipment


# RECOMMENDED OPERATING CONDITION

| Supply voltage       | 4.7V~9.3V |
|----------------------|-----------|
| Rated supply voltage | 5V,9V     |

Maximum output current 24mA(at 9V)



# **BLOCK DIAGRAM**



(at 28P4B)

PRELIMINARY

Notice. This is not a final specification. Some parametric limits are subject to change.

#### DESCRIPTION OF PIN

| Pin No.                                 | Name   | Peripheral circuit pins                                  | DC voltage(V) | Remarks   |
|---|--|--|---------------|---|
| 1<br>2                                  | Vcc  |  | 9V            | 5~9V  |
| 3<br>5<br>6<br>8<br>9<br>11<br>25<br>27 | Lch 2 IN<br>Rch 2 IN<br>Lch 3 IN<br>Rch 3 IN<br>Lch 4 IN<br>Rch 4 IN<br>Rch T IN<br>Lch T IN |  | 4.7V          |   |
| 4<br>7<br>10<br>26                      | VIDEO 2 IN<br>VIDEO 3 IN<br>VIDEO 4 IN<br>TUNER IN   |  | 3.6V          | Clamp in  |
| 12                                      | SCL  |  |               | VIL max.=1.5V<br>VIH min.=3.0V                                  |
| 13                                      | SDA  |  |               | VIL max.=1.5V<br>VIH min.=3.0V<br>VoL max.=0.4V<br>(at lin=3mA) |
| 15<br>16                                | GND  |  |               |   |
| 17                                      | CHIP<br>SELECT   | Ф<br>70К<br>777,<br>777,<br>777,<br>777,<br>777,<br>777, |               | SLAVE<br>ADDRESS<br>0~1.5V90H<br>2.5V~Vcc92H<br>OPEN90H         |


# **DESCRIPTION OF PIN (cont.)**

| Pin No.  | Name                   | Peripheral circuit pins | DC voltage(V)        | Remarks                       |
|----------|------------------------|-------------------------|----------------------|-------------------------------|
| 18<br>19 | D5<br>D4               |                         |                      | Vo∟ max.=0.4V<br>(at lin=1mA) |
| 20       | V 2 OUT                |                         | SYNC CHIP<br>DC=2.2V |                               |
| 23       | V 1 OUT                |                         | SYNC CHIP<br>DC=2.9V |                               |
| 21       | BIAS                   |                         | 4.2V                 |                               |
| 22<br>24 | Rch 1 OUT<br>Lch 1 OUT | Ф                       | 4.0V                 |                               |

MITSUBISHI


# I<sup>2</sup>C BUS

I<sup>2</sup>C BUS(Inter IC BUS)is multi master bus system developed by PHILIPS. Two wires (SDA - serial data, SCL - serial clock) realize functions of start, stop, transferring data, synchronization and arbitration. The output stages of device connected to the bus must have an open drain or open collector in order to perform the wired-AND function.



Every byte put on the SDA line must be 8-bits long . Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first . The data on the SDA line must be stable during the HIGH period of the clock . The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW .

CONTROL This IC controls channel switchs with 1-byte data (DATA1).



#### Data byte format

| M52797 FUNCTION T | ABLE                 |           |           |           |               |           |           |           |
|-------------------|----------------------|-----------|-----------|-----------|---------------|-----------|-----------|-----------|
| S SLAVE A         | DDRESS               | А         | DATA(D7~D | 00)       | А             | Р         | ]         |           |
| SLAVE ADDRESS     |                      |           |           |           |               |           |           |           |
| SLAVE ADDRESS     | A6                   | A5        | A4        | A3        | A2            | A1        | A0        | R/W       |
|                   |                      | 1 0       | 0         | 1         | 0             | 0         | 0/1       | 0         |
| DATA1 CONT        |                      | •         |           |           |               |           |           |           |
| DATA              | D7                   | D6        | D5        | D4        | D3            | D2        | D1        | D0        |
| CONT              | AUDIO                | MODE      | I/O       | I/O       | V AMP         |           | SW CON    | NT        |
| VIDEO SW CONT     |                      | -         |           | DE CONT   |               |           |           |           |
| DATA              | OUT                  | 4         | DATA      |           | MODE          |           |           |           |
| V-SW              | V OUT                |           | D7        | D6        |               |           |           |           |
| D1 D0             |                      | -         | 0         | -         | MUTE          |           |           |           |
| 0                 |                      | -         | 0         |           | R/R           |           |           |           |
| 0                 | 1 V 2 IN<br>0 V 3 IN | -         | 1         | 0         | L/L<br>NORMAL |           |           |           |
| 1                 | 0 V 3 IN<br>1 V 4 IN | -         | 1         | 1         | NORMAL        | J         |           |           |
| I                 | 1 V 4 IN             | ]         |           |           |               |           |           |           |
| AUDIO SW CONT     |                      |           |           |           |               |           |           |           |
| MODE              | MUTE                 |           | R/R       |           | L/L           |           | NORMAL    |           |
| DATA              | OUT                  |           | OUT       |           | OUT           |           | OUT       |           |
| D1 D0             | Lch OUT 1            | Rch OUT 1 | Lch OUT 1 | Rch OUT 1 | Lch OUT 1     | Rch OUT 1 | Lch OUT 1 | Rch OUT 1 |
| 0                 | 0 MUTE               | MUTE      | Rch T IN  | Rch T IN  | Lch T IN      | Lch T IN  | Lch T IN  | Rch T IN  |
| 0                 | 1 MUTE               | MUTE      | Rch 2 IN  | Rch 2 IN  | Lch 2 IN      | Lch 2 IN  | Lch 2 IN  | Rch 2 IN  |
| 1                 | 0 MUTE               | MUTE      | Rch 3 IN  | Rch 3 IN  | Lch 3 IN      | Lch 3 IN  | Lch 3 IN  | Rch 3 IN  |
| 1                 | 1 MUTE               | MUTE      | Rch 4 IN  | Rch 4 IN  | Lch 4 IN      | Lch 4 IN  | Lch 4 IN  | Rch 4 IN  |
| AMP GAIN CONT.    |                      | I/O CONT. |           |           |               |           |           |           |
| DATA AMP          |                      | DATA      | OUT       | DATA      | OUT           |           |           |           |
| D3 V AMP1         |                      | D4        | D4 OUT    | D5        | D5 OUT        |           |           |           |

| ANII OAIN OONT. |        |  |  |  |
|-----------------|--------|--|--|--|
| DATA            | AMP    |  |  |  |
| D3              | V AMP1 |  |  |  |
| 0               | 0dB    |  |  |  |
| 1               | 6dB    |  |  |  |


| I/O CONT. |        |      |        |
|-----------|--------|------|--------|
| DATA      | OUT    | DATA | OUT    |
| D4        | D4 OUT | D5   | D5 OUT |
| 0         | HI     | 0    | HI     |
| 1         | LO     | 1    | LO     |

#### ELECTRICAL CHARACTERISTICS (Ta=25°C,Vcc=9V,unless otherwise noted) Symbo Parameter Test condition Min. Тур. Max. Unit Supply voltage V Vcc 4.7 9.3 \_ Vcc=9V,Vin=0Vp-p,RI= 32 24 -Icc Circuit current mΑ 27 20 Vcc=5V,Vin=0Vp-p,RI= -VIDEO f=100kHz,1Vp-p (0dB)(T →V10UT) 0 -0.5 0.5 G Voltage gain dB 5.5 6.5 f=100kHz,1Vp-р (6dB)(T ►V10UT) 6 f=10MHz/100kHz,1Vp-p (0dB)(T+V10UT) -2.0 0 2.0 Frequency F dB characteristics 0 f=10MHz/100kHz,1Vp-p (6dB)(T+V10UT) 2.0 -2.0 Vcc=9V(0dB)(T ►V10UT) f=100kHz \_ 4 \_ D Maximum with Vp-p **Dynamic Range** distortion<1.0% Vcc=5V(0dB)(T ►V10UT) 2 --Input impedance Ζιν \_ Clamp in(T,V2,V3,V4) k f=1MHz,1Vp-p T ►V10UT (at V2 mode) -54 dB Crosstalk СТ -60 AUDIO 0 f=1kHz,1Vp-p (Vcc9V)(RT → R10UT) -0.5 0.5 G Voltage gain dB f=1kHz ,1Vp-p (Vcc5V)(RT+R10UT) -0.5 0 0.5 Frequency characteristics F f=100kHz/1kHz , 1Vp-p(RT→R10UT) -2.0 0 1.0 dB Total harmonic distortion THD f=1kHz,2Vp-p,at 400HzHPF+30kHzLPF -0.01 0.05 % (RT►R10UT) f=1kHz .Maximum with distortion<0.5% 6.0 **Dynamic Range** D 5.5 \_ Vp-p (RT►R10UT) 0 mV (MODE:RT,R2,R3,R4► R10UT) Output DC offset voltage Voff -20 20 Input impedance Z1 (RT,R2,R3,R4,LT,L2,L3,L4) 22 38 30 k СТ 1kHz,1Vp-p RT+R10UT(at R2 mode) dB Crosstalk -90 -84 \_


Some parametric limits are subject to change.

| ELECTRICAL CHARACTERISTICS (Ta=25°C,Vcc=9V,unless otherwise noted) |                        |                    |      |      |      |      |  |  |
|--|------------------------|--------------------|------|------|------|------|--|--|
| Parameter  | Symbol                 | Test condition     | Min. | Typ. | Max. | Unit |  |  |
| I2C BUS CONTROL SIG  | I2C BUS CONTROL SIGNAL |                    |      |      |      |      |  |  |
| Max. input high voltage  | Vін                    |                    | 3.0  | -    | 5.0  |      |  |  |
| Min. input low voltage   | VIL                    |                    | 0.0  | -    | 1.5  | V    |  |  |
| Low level output voltage(SDA)                                      | Vol                    | SDA = 3mA          | 0.0  | -    | 0.4  |      |  |  |
| High level input current   | Іін                    | SDA , SCL = 4.5 V  | -10  | -    | 10   |      |  |  |
| Low level input current  | lı∟                    | SDA, SCL = $0.4 V$ | -10  | -    | 10   | μA   |  |  |
| SCL clock frequency  | fscl                   |                    | 0.0  | -    | 100  | kHz  |  |  |
| Time of bus must be free before<br>a new transmission can start    | <b>t</b> BUF           |                    | 4.7  | -    | -    |      |  |  |
| Hold time at start condition                                       | thd;sta                |                    | 4.0  | -    | -    |      |  |  |
| The low period of the clock  | tLOW                   |                    | 4.7  | -    | -    | μS   |  |  |
| The high period of the clock                                       | <b>t</b> HIGH          |                    | 4.0  | -    | -    |      |  |  |
| Setup time for start condition                                     | tsu;sta                |                    | 4.7  | -    | -    |      |  |  |
| Hold time DATA   | thd;dat                |                    | 5.0  | -    | -    |      |  |  |
| Setup time DATA  | tsu;dat                |                    | 250  | -    | -    |      |  |  |
| Rise time of both SDA and SCL line                                 | tR                     |                    | -    | -    | 1000 | nS   |  |  |
| Fall time of both SDA and SCL line                                 | tF                     |                    | -    | -    | 300  |      |  |  |
| Setup time for stop condition                                      | tsu;sto                |                    | 4.0  | -    | -    | μS   |  |  |

# I<sup>2</sup>C BUS CONTROL SIGNAL



# Application Circuit Example



Note how to use this IC

Input signal with sufficient low impedance to input terminal.

The capacitance of output terminal as small as possible.

Set the capacitance between Vcc and GND near the pins if possible.

Assign an area as large as possible for grounding.

Power-on Reset

The M52797 has an intermal power-on reset function that sets each control r egister to "0" during IC power ON. The power-on reset VTH has 2.5V.