PLL-SPLIT VIF/SIF IC

DESCRIPTION

The M52342SP is IF signal-processing IC for VCRs and TVs. It enable the PLL detection system despite size as small as that of conventional quasi-synchronous VIF/SIF detector, IF/RF AGC, SIF limiter, FM detector, QIF AGC and EQ AMP.

FEATURES

- Video detection output is 2VP-P. It has built-in EQ AMP.
- The package is a 20-pin shrink-DIP, suitable for space saving.
- The video detector uses PLL for full synchronous detection circuit. It produces excellent characteristics of DG, DP, 920kHz beat, and cross color.
- Dynamic AGC realizes high speed response with only single filter.
- Video IF and sound IF signal processings are separated from each other. VCO output is used to obtain intercarrier. This PLL-SPLIT method and built-in QIF AGC provide good sound sensitivity and reduces buzz.
- As AFT output voltage uses the APC output voltage, VCO coil is not used.
- Audio FM demodulation uses PLL system, so it has wide frequency range with no external parts and no adjustment.


APPLICATION

TV sets, VCR tuners

RECOMMENDED OPERATING CONDITION

In case of Vcc and Vreg. out short

Supply voltage range......8.5 to 12.5V



BLOCK DIAGRAM LIMITER IN Vreg. OUT VCO COIL QIF OUT VIDEO OUT VCO COIL EQ F/B Vcc AFT SW/NPSW (14)-(16) (15) (12) (20) (18)-(13) Vcc REG Inter Split VCO LIM AMP AFT QIF DET VIDEO FΩ QIF AGC AMF DET APC QIF AMP FM DET RF AGC IF AGC VIF AMP AF AMP (6) (5) 8 9 RF AGC OUT RF AGC DELAY VIF IN QIF DET IN NFB **AUDIO OUT** AFT OUT VIF IN **GND** IF AGC FILTER

ABSOLUTE MAXIMUM RATINGS (Ta=25°C, surge protection capacitance 200pF resistance 0Ω, unless otherwise noted)

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage1	Vcc and Vreg. out is not connected to each other.	13.2	V
Vreg. OUT	Supply voltage Vreg. OUT	Vcc and Vreg. out is not connected to each other.	6.0	V
Pd	Power dissipation		1524	mW
Topr	Operating temperature		-20 to +75	°C
Tstg	Storage temperature		-40 to +150	°C
Surge	Surge voltage resistance		±200	V

AMBIENT OPERATING CONDITION (Ta=25°C, unless otherwise noted)

Supply voltage	Supply voltage range	Recommended supply voltage
In case of Vcc and Vreg. out short	4.75 to 5.25V	5.0V
In case of Vreg. out open	8.5 to 12.5V	-

ELECTRICAL CHARACTERISTICS (Vcc=5V, Ta=25°C, unless otherwise noted)

						Measurement condition							
Symbol	Parameter	Test circuit	Test point	Input point	Input SG		xtern ver su		switches set to position 1 unless		Limits		Unit
			'	ļ ·		V7	V8	V12		Min.	Тур.	Max.	1
VIF section													
ICC1	Circuit current1 Vcc=5V	1	А	VIF IN	SG1	-	-	5	Vcc=5V SW17=1, SW14=2	33	46	59	mA
ICC2	Circuit current2 Vcc=12V	1	А	VIF IN	SG1	-	-	5	Vcc=12V SW14=SW17=2	33	46	59	mA
Vcc2	Vreg voltage	1	TP17	-	_	-	-	5	Vcc=12V SW7=2	4.60	4.95	5.30	V
V18	Video output DC voltage	1	TP18A	_	_	_	0	_	SW8=2	3.2	3.5	3.8	V
Vo det	Video output voltage	1	TP18A	VIF IN	SG1	_	-	-		1.8	2.1	2.4	VP-P
Video S/N	Video S/N	1	TP18B	VIF IN	SG2	_	-	-	SW18=2	51	56	_	dB
BW	Video band width	1	TP18A	VIF IN	SG3	-	Vari able	-	SW8=2	7.0	9.0	_	MHz
VIN MIN	Input sensitivity	1	TP18A	VIF IN	SG4	-	-	-		_	48	52	dΒμ
VIN MAX	Maximum allowable input	1	TP18A	VIF IN	SG5	-	-	_		101	105	_	dBμ
GR	AGC control range input	_	-	-	_	_	-	-		50	57	_	dB
V8	IF AGC voltage	1	TP8	VIF IN	SG6	-	-	_		2.9	3.2	3.5	V
V8H	Maximum IF AGC voltage	1	TP8	-		-	-	_		4.0	4.4	_	V
V8L	Minimum IF AGC voltage	1	TP8	VIF IN	SG7	-	-	_		2.2	2.4	2.6	V
	M : DE 100									4.2	4.7	_	
V3H	Maximum RF AGC voltage	1	TP3	VIF IN	SG6	-	-	-	(Vcc=9V)	8.0	8.9	_	V
	Vollage								(Vcc=12V)	11.0	11.9	_	
	Minimum DE ACC									_	0.1	0.5	
V3L	Minimum RF AGC voltage	1	TP3	VIF IN	SG7	-	-	-	(Vcc=9V)	_	0.2	0.7	V
	Vollago								(Vcc=12V)	ı	0.2	0.7	
V3	RF AGC operation voltage	1	TP3	VIF IN	SG8	_	-			89	92	95	dBμ
CL-U	Capture range U	1	TP18A	VIF IN	SG9	_	_	_		1.0	1.7	_	MHz
CL-L	Capture range L	1	TP18A	VIF IN	SG9	_	_	_		1.8	2.4	_	MHz
CL-T	Capture range T	1	_	_	-	_	_	_		3.1	4.1	_	MHz
μ	AFT sensitivity	1	TP2	VIF IN	SG10	-	-	3.3		20	30	60	mV/kHz

M52342SP

PLL-SPLIT VIF/SIF IC

ELECTRICAL CHARACTERISTICS (cont.)

			1				Mc	2011	rement condition				
Sumbol Doromotor		motor Test		Input	ut Input	-	External switches set to		Limits			Unit	
Symbol	noi i Parameter i		Test Test Input circuit point point		SG	pov	power supply position 1 unless						
						V7	V8	V12	otherwise indicated	Min.	Тур.	Max.	
										3.85	4.15	_	
V2H	AFT maximum voltage	1	TP2	VIF IN	SG10	-	-	3.3	(Vcc=9V)	7.7	8.1	_	V
									(Vcc=12V)	10.7	11.1	_	
										_	0.7	1.2	
V2L	AFT minimum voltage	1	TP2	VIF IN	SG10	-	-	3.3	(Vcc=9V)	-	0.7	1.2	V
									(Vcc=12V)	_	0.7	1.2	1
										2.2	2.5	2.8	
AFT def1	AFT defeat 1	1	TP2	VIF IN	SG10	_	-	1.65	(Vcc=9V)	4.1	4.5	4.9	V
									(Vcc=12V)	5.5	6.0	6.5	1
									,	2.2	2.5	2.8	
AFT def2	AFT defeat 2	1	TP2	VIF IN	SG10	_	_	4.6	(Vcc=9V)	4.1	4.5	4.9	l v
7	/								(Vcc=12V)	5.5	6.0	6.5	1
IM	Inter modulation	1	TP18A	VIF IN	SG11	<u> </u>	Vari able	-	SW8=2	35	40	-	dB
DG			TP18A	VIF IN	SG12		able		0110-2	33	2	5	ив %
	Differential gain	1				-	 -	_		_			
DP	Differential phase	1	TP18A	VIF IN	SG12	_	-	_		_	2	5	deg
V18 SYNC	Sync. tip level	1	TP18A	VIF IN	SG2	_	-	_		0.85	1.15	1.45	V
RINV	VIF input resister	2	TP4							-	1.2	_	kΩ
CINV	VIF input capacitance	2	TP4							_	5	_	pF
SIF section	n												
QIF1	QIF output 1	1	TP13	VIF IN QIF IN	SG2 SG13	_	-	-		94	100	106	dBμ
QIF2	QIF output 2	1	TP13	VIF IN QIF IN	SG2 SG14	-	-	-		94	100	106	dΒμ
Vos	SIF detection output	1	TP13	VIF IN	SG15	0	-	5	SW7=2	94	100	106	dΒμ
V1	AF output DC voltage	1	TP10	SIF IN	SG20	-	-	5		1.6	2.2	2.8	V
VoAF1	AF output (4.5MHz)	1	TP10	SIF IN	SG16	-	-	5		320	560	800	mVrms
VoAF2	AF output (5.5MHz)	1	TP10	SIF IN	SG21	-	-	0		255	450	645	mVrms
THD AF1	AF output distortion (4.5MHz)	1	TP10	SIF IN		_	-	5		-	0.2	0.9	%
THD AF2	AF output distortion (5.5MHz)	1	TP10	SIF IN	SG21	-	-	0		_	0.2	0.9	%
LIM1	Limiting sensitivity (4.5MHz)	1	TP10	SIF IN	SG17 SG19	_	-	5		_	42	55	dBμ
LIM2	Limiting sensitivity (5.5MHz)	1	TP10	SIF IN	ccaa	_	-	0		_	42	55	dBμ
AMR1	AM rejection (4.5MHz)	1	TP10	SIF IN		-	 	5		55	62	_	dB
AMR2	AM rejection (5.5MHz)	1	TP10	SIF IN		 	 	0		55	64	<u> </u>	dB
AF S/N 1	AF S/N (4.5MHz)	1	TP10	SIF IN		 - 	+	5		55	62	_	dB
AF S/N 2	AF S/N (5.5MHz)	1	TP10	SIF IN			-	0		55	64	_	dB
RINS	SIF input resistance	2	TP7	JII 114	0023	Ē	Ē	۳		-	1.5	_	kΩ
CINS	SIF input resistance	2	TP7								1.5		
	· · ·		17/							_	4		pF
Control se	QIF control	1	TP7	_	_	Vari able	Ι_	Γ_	SW7=2	_	0.7	1.0	V
		<u> </u>	L		<u> </u>	anie				l	ı		

PIN12 VOLTAGE CONTROL

Pin12 v	voltage (V)	AF	AFT		
0 to 2.3	0 to 0.6	PAL	NORMAL		
	1.0 to 2.3	FAL	DEFEAT		
2.7 to 5.0	2.7 to 4.0	NTSC	NORMAL		
	4.4 to 5.0	NISC	DEFEAT		

PLL-SPLIT VIF/SIF IC

ELECTRICAL CHARACTERISTICS TEST METHOD


Video S/N

Input SG2 into VIF IN and measure the video out (Pin 18) noise in r.m.s at TP18B through a 5MHz (-3dB) L.P.F.

S/N=20 log
$$\left(\frac{0.7 \times \text{Vo det}}{\text{NOISE}}\right)$$
 (dB)

BW Video band width

- Measure the 1MHz component level of EQ output TP18A with a spectrum analyzer when SG3 (f2=57.75MHz) is input into VIF IN. At that time, measure the voltage at TP8 with SW8, set to position 2, and then fix V8 at that voltage.
- Reduce f2 and measure the value of (f2-f0) when the (f2-f0) component level reaches -3dB from the 1MHz component level as shown below.



VIN MIN Input sensitivity

Input SG4 (Vi= $90dB\mu$) into VIF IN, and then gradually reduce Vi and measure the input level when the 20kHz component of EQ output TP18A reaches -3dB from Vo det level.

VIN MAX Maximum allowable input


- 1. Input SG5 (Vi=90dB μ) into VIF IN, and measure the level of the 20kHz component of EQ output.
- 2. Gradually increase the Vi of SG and measure the input level when the output reaches -3dB.

GR AGC control range

GR=VIN MAX-VIN MIN (dB)

V3 RF AGC operating voltage

Input SG8 into VIF IN, and gradually reduce Vi and then measure the input level when RF AGC output TP3 reaches 1/2 Vcc, as shown below.



CL-U Capture range

- Increase the frequency of SG9 until the VCO is out of lockedoscillation.
- 2. Decrease the frequency of SG9 and measure the frequency fU when the VCO locks.

CL-U=fU-58.75 (MHz)

CL-L Capture range

- Decrease the frequency of SG9 until the VCO is out of lockedoscillation.
- 2. Increase the frequency of SG9 and measure the frequency fL when the VCO locks.

CL-L=58.75-fL (MHz)

CL-T Capture range


CL-T=CL-U+CL-L (MHz)

μ AFT sensitivity, V2H Maximum AFT voltage, V2L Minimum AFT voltage

- Input SG10 into VIF IN, and set the frequency of SG10 so that the voltage of AFT output TP2 is 3V. This frequency is named f(3).
- 2. Set the frequency of SG10 so that the AFT output voltage is 2V. This frequency is named f (2)

PLL-SPLIT VIF/SIF IC

3. IN the graph, maximum and minimum DC voltage are V₂H and V₂L, respectively.




IM Intermodulation

- Input SG11 into VIF IN, and measure EQ output TP18A with an oscilloscope.
- 2. Adjust AGC filter voltage V8 so that the minimum DC level of the output waveform is 1.0V.
- At this time, measure, TP18A with a spectrum analyzer.
 The intermodulation is defined as a difference between 920kHz and 3.58MHz frequency components.

LIM Limiting sensitivity

- 1. Input SG17 (SG22) into SIF input, and measure the 400Hz component level of AF output TP10.
- 2. Input SG19 (SG24) into SIF input, and measure the 400Hz component level of AF output TP10.
- The input limiting sensitivity is defined as the input level when a difference between each 400Hz components of audio output (TP10) is 30dB, as shown below.



AMR AM Rejection

- Input SG18 (SG23) into SIF input, and measure the output level of AF output TP10. This level is named VAM.
- 2. AMR is;

AMR=20log
$$\left(\frac{\text{VoAF (mVr.m.s)}}{\text{VAM (mVr.m.s)}}\right)$$
 (dB)

AF S/N

- 1. Input SG20 (SG25) into SIF input, and measure the output noise level of AF output TP1. This level is named VN.
- 2. S/N is;

$$S/N=20log\left(\frac{VoAF (mVr.m.s)}{VN (mVr.m.s)}\right)(dB)$$

CQIF QIF control

Lower the voltage of V7, and measure the voltage of V7 when DC voltage of TP13 begins to change.

THE NOTE IN THE SYSTEM SETUP

M52342SP has 2 power supply pins of Vcc (pin 14) and Vreg. OUT (pin 17). Pin 14 is for AFT output, RF AGC output circuits and 5V regulated power circuit and Pin 17 is for the other circuit blocks.

In case M52342SP is used together with other ICs like VIF operating at more than 5V, the same supply voltage as that of connected ICs is applied to Vcc and Vreg. Out is opened. The other circuit blocks, connected to Vreg. OUT are powered by internal 5V regulated power supply.

In case the connecting ICs are operated at 5V, 5V is supplied to both Vcc and Vreg.OUT.

LOGIC TABLE

		AF	AFT
10k "H"	20k "H"	NTSC	DEFEAT
TUK FI	20k "L"	NISC	NORMAL
10k "L"	20k "H"	PAL	DEFEAT
	20k "L"	FAL	NORMAL


M52342SP

PLL-SPLIT VIF/SIF IC


INPUT SIGNAL

SG No.	Signals (50Ω termination)
1	fo=58.75MHz AM20kHz 77.8% 90dBμ
2	fo=58.75MHz 90dBμ CW
3	f1=58.75MHz 90dBμ CW (Mixed signal) f2=Frequency variable 70dBμ CW (Mixed signal)
4	fo=58.75MHz AM20kHz 77.8% level variable
5	fo=58.75MHz AM20kHz 14.0% level variable
6	f0=58.75MHz 80dBμ CW
7	fo=58.75MHz 110dBμ CW
8	fo=58.75MHz CW level variable
9	fo=Variable AM20kHz 77.8% 90dBμ
10	fo=Variable 90dBμ CW
11	f1=58.75MHz 90dBμ CW (Mixed signal) f2=55.17MHz 80dBμ CW (Mixed signal) f3=54.25MHz 80dBμ CW (Mixed signal)
12	fo=58.75MHz 87.5% TV modulation ten-step waveform Sync tip level 90dBμ
13	f1=54.25MHz 95dBμ CW
14	f1=54.25MHz 75dBμ CW
15	f1=58.75MHz 90dBμ CW (Mixed signal) f2=54.25MHz 70dBμ CW (Mixed signal)
16	fo=4.5MHz 90dBμ FM400Hz±25kHz dev
17	fo=4.5MHz FM400Hz±25kHz dev level variable
18	fo=4.5MHz 90dBμ AM400Hz 30%
19	fo=4.5MHz CW level variable
20	f0=4.5MHz 90dBμ CW
21	f0=5.5MHz 90dBμ FM400Hz±50kHz dev
22	f0=5.5MHz FM400Hz±50kHz dev level variable
23	f0=5.5MHz 90dBμ AM400Hz 30%
24	fo=5.5MHz CW level variable
25	f0=5.5MHz 90dBμ CW

TYPICAL CHARACTERISTICS



APPLICATION EXAMPLE 1




 \ast Capacitors without an assignment are $0.01 \mu F.$

* The Measuring Circuit 1 is Mitsubishi standard evaluation fixture.


Units Resistance : Ω Capacitance : F

APPLICATION EXAMPLE 2



 $[\]ast$ All capacitor is 0.01 $\mu F,$ unless otherwise specified.

Pin 1 (RF AGC DELAY)




An applied voltage to the pin1 is for changing a RF AGC delay point.

In the 3-in-1 type* application, the regulated output from the regulator is suitable for a power supply (Vcc) to it, because there may be difference between the tuner and main board supply.

* TV tuner, VIF demodulator and RF modulator are togetherin one package.


Pin 2 (AFT OUTPUT)



Since an AFT output is provided by a high impedance source, the detection sensitivity can be set by an external resistor.


The muting operation will be on in following two cases;


- 1) the APC is out of locking,
- the video output becomes small enough in a weak electric field.



Pin 3 (RF AGC OUTPUT)

A current mode output is available in the reverse AGC operation. The fluctuation of a bottom voltage is made small by loading higher impedance for a deep saturation.






Note: Connecting a nonpolarity capacitor of 1µF between pin1 and pin 3 improves AGC operating speed.

In that case, the capacitors between pin1/pin3 and ground should be removed.

Pin 4, Pin 5 (VIF INPUT)




It should be designed considering careful impedance matching with the SAW filter.

Pin 6 (GND)



It is GND pin (only one GND pin in this IC).


Pin 7 (QIF INPUT, INTER SW)




The input impedance is $1.5k\Omega$.

In the intercarrier system application, the intercarrier output is available in pin 13 by connecting pin 7 to ground.


Pin 7 (QIF INPUT, INTER SW)



In spite of the 1-pin filter configuration, 2-pin filter characteristics are available by utilizing the dynamic AGC circuit.




Pin 9 (AUDIO F/B)




The FM detector can respond to several kinds of SIF signals without an adjustment and external components by adopting the PLL technique. It also is in compliance with the multi-SIF by selecting an appropriate deemphasis and audio output amplifier using the pin12 switch. The capacitor between pin 9 and 10, which fixes the deemphasis characteristics, can be determined considering the combination of an equivalent resistance of the IC and this capacitor itself.

Pin 10 (AF OUTPUT)




In the 4.5MHz application, the internal voltage gain is increased by 6-dB in comparison with the other applications and then the signals are delivered through an emitter follower.

Pin 11 (LIMITER INPUT)



The input impedance is $8k\Omega$.

Pin 12 (AFT SW, NP SW)




It works as a switch by connecting the resistor to 5V(High) of GND(Low), alternately.

	10kΩ	20kΩ	AF AMP	AFT	Pin 12 applied voltage
ſ	Н	Н	4.5MHz	DEFFET	4.4 to 5.0V
ſ	Н	L	4.5MHz	NORMAL	2.7 to 4.0V
ſ	L	Н	OTHER	DEFFET	1.0 to 2.3V
	L	L	OTHER	NORMAL	0 to 0.6V

The terminal voltage is set by the external resistors because of an open base input.

Pin 13 (QIF OUTPUT / INTER OUTPUT)




In both the split and intercarrier system, the carrier signal to SIF provided from pin 15 through an emitter follower.

Pin 14 (Vcc)



The recommended supply voltage is 5V or 9 to 12V. In the case of 5V supply, it should be tied to pin 17. In the case of 9 to 12V supply, a regulated output of 5V are available in pin 17.

Pin 15, Pin 16 (VCO COIL)



Connecting a tuning coil and capacitor to these pins enables an oscillation.


The tuning capacitor of about 30pF is recommended. The oscillation frequency is tuned in f0.

In the actual adjustment, the coil is tuned so that the AFT voltage is reached to Vcc/2 with f0 as an input.

The printed pattern around these pins should be designed carefully to prevent an pull-in error of VCO, caused by the leakage interference from the large signal level oscillator to adjacent pins. The interconnection should be designed as short as possible.


In case the printed pattern has the interference problem, a capacitor of about 1pF is connected between pin 15 or 16 and GND so as to cancel the interference and keep enough pull-in range even in a weak electric field.

Pin 17 (REG. OUTPUT)




It is a regulated 5V output which has current drive capability of approximately 15 mA.

Pin 18 (VIDEO OUTPUT)




driving current: 3mA

An output amplitude is positive 2Vp-p in the case of 87.5% video modulation.




Pin 19 (APC FILTER)




In the locked state, the cut-off frequency of the filter is adjusted effectively by an external resistor so that it will be in the range of around 30 to 200kHz.

In case the cut-off frequency is lower, the pull-in speed becomes slow. On the other hand, a higher cut-off frequency widen the pull-in range and band width, which results in a degradation in the S/N ratio. So, in the actual TV system design, the appropriate constant should be chosen for getting desirable performance considering above conditions.





Pin 20 (EQ F/B)



Both the external coil and capacitor determine the frequency response of EQ output.

The series connected resistor is for damping.





The input intercarrier signal from pin 11 is applied to the FM detector after amplifying in the limiting amplifiers.

A quadrature demodulation is done between a VCO output generated internally and an intercarrier signal, and then the detector output is returned to the VCO through the LPF.

These functional blocks, the FM detector, LPF and VCO, form the PLL circuit so that the VCO frequency is locked to the intercarrier signal. The LPF output is available in pin 10 after passing through the AF amplifier.