

# 16 Mbit (2Mb x8) ZEROPOWER® SRAM

- INTEGRATED LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT and BATTERIES
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- 10 YEARS of DATA RETENTION in the ABSENCE of POWER
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - $M48Z2M1: 4.50V \le V_{PFD} \le 4.75V$
  - $M48Z2M1Y: 4.20V \le V_{PFD} \le 4.50V$
- BATTERIES ARE INTERNALLY ISOLATED UNTIL POWER IS APPLIED
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 2Mb x 8 SRAMs

#### **DESCRIPTION**

The M48Z2M1/2M1Y ZEROPOWER<sup>®</sup> RAM is a non-volatile 16,777,216 bit Static RAM organized as 2,097,152 words by 8 bits. The device combines two internal lithium batteries, CMOS SRAMs and a control circuit in a plastic 36 pin DIP long Module.

The ZEROPOWER RAM replaces industry standard SRAMs. It provides the nonvolatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The M48Z2M1/2M1Y has its own Power-fail Detect Circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operations brought on by low  $V_{CC}.$  As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the batteries which sustain data until valid power returns.





Figure 1. Logic Diagram



August 2000 1/12

Figure 2. DIP Connections

NC [	1	36 🛘 V <sub>CC</sub>
A20 [	2	35 🛚 A19
A18 [	3	34 ] NC
A16 [	4	33 🛮 A15
A14 [	5	32 🛮 A17
A12 [	6	31 🕽 \overline W
A7 [	7	30 🛮 A13
A6 [	8 M48Z2M1	29 🛮 A8
A5 [	9 M48Z2M1	<sub>/</sub> 28 🛮 A9
A4 [		27 A11
A3 [	11	26 🛚 🛱
A2 [	12	25 A10
A1 [	13	24 ] Ē
A0 [	14	23 DQ7
DQ0 [	15	22 DQ6
DQ1 [	16	21 DQ5
DQ2 [	17	20 DQ4
V <sub>SS</sub> [	18	19 ] DQ3
	A	102049

Table 1. Signal Names

A0-A20	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off)	-40 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-40 to 85	°C
T <sub>SLD</sub> (2)	Lead Solder Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 7	V

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.


**Table 3. Operating Modes** 

Mode	V <sub>CC</sub>	Ē	G	w	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Stan-by
Write	4.75V to 5.5V	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
Read	or 4.5V to 5.5V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
Read		V <sub>IL</sub>	VIH	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min)	Х	Х	Х	High Z	CMOS Stan-by
Deselect	≤ V <sub>SO</sub>	Х	Х	Х	High Z	Battery Back-up Mode

Note: X = V<sub>IH</sub> or V<sub>IL</sub>; V<sub>SO</sub> = Battery Back-up Switchover Voltage.

<sup>2.</sup> Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).





#### **READ MODE**

The M48Z2M1/2M1Y is in the Read Mode whenever  $\overline{W}$  (Write Enable) is high and  $\overline{E}$  (Chip Enable) is low. The device architecture allows ripplethrough access of data from eight of 16,777,216 locations in the static storage array. Thus, the unique address specified by the 21 Address Inputs defines which one of the 2,097,152 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t<sub>AVQV</sub>) after the last address input signal is stable, providing that the E (Chip Enable) and G (Output Enable) access times are also satisfied. If the  $\overline{E}$ and G access times are not met, valid data will be available after the later of Chip Enable Access time (t<sub>ELQV</sub>) or Output Enable Access Time  $(t_{GLQV})$ . The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before t<sub>AVQV</sub>, the data lines will be driven to an indeterminate state until tAVQV. If the Address Inputs are changed while E and G remain low, output data will remain valid for Output Data Hold time (t<sub>AXQX</sub>) but will go indeterminate until the next Address Access.

**Table 4. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages 0 to 3V	
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer

Figure 4. AC Testing Load Circuit




Table 5. Capacitance (1, 2)

 $(T_A = 25 \, ^{\circ}C, f = 1MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		40	pF
C <sub>IO</sub> (3)	Input / Output Capacitance	V <sub>OUT</sub> = 0V		40	pF

Note: 1. Effective capacitance measured with power supply at 5V.

2. Sampled only, not 100% tested.

3. Outputs deselected.

**Table 6. DC Characteristics** 

 $(T_A = 0 \text{ to } 70 \text{ °C}; V_{CC} = 4.75 \text{V to } 5.5 \text{V or } 4.5 \text{V to } 5.5 \text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±4	μΑ
I <sub>LO</sub> <sup>(1)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±4	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}$ , Outputs open		140	mA
I <sub>CC1</sub>	Supply Current (Stan-by) TTL	E = V <sub>IH</sub>		10	mA
I <sub>CC2</sub>	Supply Current (Stan-by) CMOS	$\overline{E} \ge V_{CC} - 0.2V$		8	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
Voн	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

Note: 1. Outputs deselected.

Table 7. Power Down/Up Trip Points DC Characteristics  $^{(1)}$   $(T_A = 0 \text{ to } 70 \text{ °C})$ 

Symbol	Parameter		Min	Тур	Max	Unit
$V_{PFD}$	Power-fail Deselect Voltage	M48Z2M1	4.5	4.6	4.75	V
V PFD		M48Z2M1Y	4.2	4.3	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage			3.0		V
t <sub>DR</sub> (2)	Data Retention Time		10			YEARS

Note: 1. All voltages referenced to Vss.

2. At 25°C.

#### **WRITE MODE**

The  $\underline{M}48Z2\underline{M}1/2M1Y$  is in the Write Mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a write is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ .

The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for minimum of  $t_{E-}$ 

 $_{HAX}$  from  $\overline{E}$  or  $t_{WHAX}$  from  $\overline{W}$  prior to the initiation of another read or write cycle. Data-in must be valid  $t_{DVEH}$  or  $t_{DVWH}$  prior to the end of write and remain valid for  $t_{EHDX}$  or  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

Table 8. Power Down/Up AC Characteristics


 $(T_A = 0 \text{ to } 70 \text{ °C})$ 

Symbol	Parameter	Min	Max	Unit
t <sub>ER</sub>	E Recovery Time	40	120	ms
t <sub>F</sub> <sup>(1)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs
t <sub>FB</sub> (2)	V <sub>PFD</sub> (min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>R</sub>	V <sub>SO</sub> to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	0		μs
t <sub>WP</sub>	Write Protect Time from $V_{CC} = V_{PFD}$	40	150	μs

Note: 1. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after VCC passes V<sub>PFD</sub> (min).

2. V<sub>PFD</sub> (min) to V<sub>SO</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

Figure 5. Power Down/Up Mode AC Waveforms




**Table 9. Read Mode AC Characteristics** 

(T<sub>A</sub> = 0 to 70 °C;  $V_{CC}$  = 4.75V to 5.5V or 4.5V to 5.5V)

		M48Z2M1/	M48Z2M1Y	
Symbol	Parameter	-7	-70	
		Min	Max	1
t <sub>AVAV</sub>	Read Cycle Time	70		ns
t <sub>AVQV</sub> (1)	Address Valid to Output Valid		70	ns
t <sub>AXQX</sub> (1)	Address Transition to Output Transition	5		ns
t <sub>EHQZ</sub> (2)	Chip Enable High to Output Hi-Z		30	ns
t <sub>ELQV</sub> (1)	Chip Enable Low to Output Valid		70	ns
t <sub>ELQX</sub> (2)	Chip Enable Low to Output Transition	5		ns
t <sub>GHQZ</sub> (2)	Output Enable High to Output Hi-Z		25	ns
t <sub>GLQV</sub> (1)	Output Enable Low to Output Valid		35	ns
t <sub>GLQX</sub> (2)	Output Enable Low to Output Transition	5		ns

Note: 1.  $C_L = 100pF$ . 2.  $C_L = 5pF$ .

Figure 6. Address Controlled, Read Mode AC Waveforms



Note: Chip Enable  $(\overline{E})$  and Output Enable  $(\overline{G})$  = Low, Write Enable  $(\overline{W})$  = High.




Figure 7. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms

Note: Write Enable  $(\overline{W})$  = High.

#### **DATA RETENTION MODE**

With valid V<sub>CC</sub> applied, the M48Z2M1/2M1Y operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself tWP after VCC falls below VPFD. All outputs become high impedance, and all inputs are treated as "don't care."

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time t<sub>WP</sub>, write protection takes place. When V<sub>CC</sub> drops below V<sub>SO</sub>, the control circuit switches power to the internal energy source which preserves data.

The internal coin cells will maintain data in the M48Z2M1/2M1Y after the initial application of V<sub>CC</sub> for an accumulated period of at least 10 years when  $V_{\text{CC}}$  is less than  $V_{\text{SO}}$ . As system power returns and V<sub>CC</sub> rises above V<sub>SO</sub>, the batteries are disconnected, and the power supply is switched to external V<sub>CC</sub>. Write protection continues for t<sub>ER</sub> after V<sub>CC</sub> reaches V<sub>PFD</sub> to allow for processor stabilization. After ter, normal RAM operation can resume.

For more information on Battery Storage life refer to the Application Note AN1012.

**Table 10. Write Mode AC Characteristics** 

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 4.75 \text{ V to } 5.5 \text{ V or } 4.5 \text{ V to } 5.5 \text{ V})$ 

		M48Z2M1/	M48Z2M1Y	
Symbol	Parameter	-7	70	Unit
		Min	Max	-
t <sub>AVAV</sub>	Write Cycle Time	70		ns
t <sub>AVEH</sub>	Address Valid to Chip Enable High	65		ns
t <sub>AVEL</sub>	Address Valid to Chip Enable Low	0		ns
t <sub>AVWH</sub>	Address Valid to Write Enable High	65		ns
t <sub>AVWL</sub>	Address Valid to Write Enable Low	0		ns
t <sub>DVEH</sub>	Input Valid to Chip Enable High	30		ns
t <sub>DVWH</sub>	Input Valid to Write Enable High	30		ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	15		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	10		ns
tELEH	Chip Enable Low to Chip Enable High	55		ns
t <sub>WHAX</sub>	Write Enable High to Address Transition	5		ns
t <sub>WHDX</sub>	Write Enable High to Input Transition	0		ns
t <sub>WHQX</sub> (1, 2)	Write Enable High to Output Transition	5		ns
t <sub>WLQZ</sub> (1, 2)	Write Enable Low to Output Hi-Z		25	ns
twLwH	Write Enable Pulse Width	55		ns

Note: 1.  $C_L = 5pF$ .


2. If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high-impedance state.


## POWER SUPPLY DECOUPLING and UNDERSHOOT PROTECTION

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A bypass capacitor value of  $0.1\mu F$  (as shown in Figure 8) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 8. Supply Voltage Protection





Note: Output Enable  $(\overline{G})$  = High.





Figure 10. Chip Enable Controlled, Write AC Waveforms

Note: Output Enable  $(\overline{G})$  = High.

### **Table 11. Ordering Information Scheme**



Note: 1. Contact Sales Offices for availability of Extended Temperature.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**Table 1. Revision History** 

Date	Revision Details
July 1999	First Issue
August 2000	from Preliminary Data to Data Sheet

Table 12. PMLDIP36 - 36 pin Plastic DIP Long Module, Package Mechanical Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		9.27	9.52		0.3650	0.3748
A1		0.38			0.0150	
В		0.43	0.59		0.0169	0.0232
С		0.20	0.33		0.0079	0.0130
D		52.58	53.34		2.0701	2.1000
Е		18.03	18.80		0.7098	0.7402
e1		2.30	2.81		0.0906	0.1106
e3		38.86	47.50		1.5300	1.8701
eA		14.99	16.00		0.5902	0.6299
L		3.05	3.81		0.1201	0.1500
S		4.45	5.33		0.1752	0.2098
N		36	•		36	•

Figure 11. PMLDIP36 - 36 pin Plastic DIP Long Module, Package Outline

S

B

C

PMDIP

Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

