

# M28LV17

## 16K (2K x 8) LOW VOLTAGE PARALLEL EEPROM with SOFTWARE DATA PROTECTION

- FAST ACCESS TIME: 200ns
- SINGLE LOW VOLTAGE OPERATION
- LOW POWER CONSUMPTION
- FAST WRITE CYCLE:
  - 64 Bytes Page Write Operation
  - Byte or Page Write Cycle: 3ms Max
- ENHANCED END OF WRITE DETECTION:
  - Ready/Busy Open Drain Output
  - Data Polling
  - Toggle Bit
- PAGE LOAD TIMER STATUS BIT
- HIGH RELIABILITY SINGLE POLYSILICON, CMOS TECHNOLOGY:
  - Endurance >100,000 Erase/Write Cycles
  - Data Retention >40 Years
- JEDEC APPROVED BYTEWIDE PIN OUT
- SOFTWARE DATA PROTECTION

#### DESCRIPTION

The M28LV17 is a 2K x 8 low power Parallel EEPROM fabricated with SGS-THOMSON proprietary single polysilicon CMOS technology. The device offers fast access time with low power dissipation and requires a 2.7V to 3.6V power supply.

The M28LV17 offers the same features than the M28LV16, in addition to the Ready/Busy pin.

The circuit has been designed to offer a flexible microcontroller interface featuring both hardware

A0 - A10	Address Input
DQ0 - DQ7	Data Input / Output
W	Write Enable
Ē	Chip Enable
G	Output Enable
RB	Ready / Busy
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground









Figure 2A. DIP Pin Connections



Warning: NC = No Connection.





Warning: NC = No Connection.

Figure 2B. LCC Pin Connections



Warning: NC = No Connection, DU = Don't Use.

#### DESCRIPTION (cont'd)

and software handshaking with Ready/Busy, Data Polling and Toggle Bit. The M28LV17 supports 64 byte page write operation. A Software Data Protection (SDP) is also possible using the standard JEDEC algorithm.

#### **PIN DESCRIPTION**

Addresses (A0-A10). The address inputs select an 8-bit memory location during a read or write operation.

**Chip Enable**  $(\overline{E})$ . The chip enable input must be low to enable all read/write operations. When Chip Enable is high, power consumption is reduced.

**Output Enable**  $(\overline{\mathbf{G}})$ . The Output Enable input controls the data output buffers and is used to initiate read operations.

**Data In/ Out (DQ0 - DQ7).** Data is written to or read from the M28LV17 through the I/O pins.

Write Enable (W). The Write Enable input controls the writing of data to the M28LV17.

**Ready/Busy (RB).** Ready/Busy is an open drain output that can be used to detect the end of the internal write cycle.

 Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	– 40 to 85	°C
T <sub>STG</sub>	Storage Temperature Range	– 65 to 150	°C
V <sub>CC</sub>	Supply Voltage	– 0.3 to 6.5	V
V <sub>IO</sub>	Input/Output Voltage	– 0.3 to V <sub>CC</sub> +0.6	V
VI	Input Voltage	– 0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(2)</sup>	4000	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

2. 100pF through 1500Ω; MIL-STD-883C, 3015.7

Table 3. Operating Modes <sup>(1)</sup>

Mode	Ē	IJ	W	DQ0 - DQ7
Standby	1	Х	Х	Hi-Z
Output Disable	Х	1	Х	Hi-Z
Write Disable	Х	Х	1	Hi-Z
Read	0	0	1	Data Out
Write	0	1	0	Data In

Note: 1.  $0 = V_{IL}$ ;  $1 = V_{IH}$ ;  $X = V_{IL}$  or  $V_{IH}$ .

#### **OPERATION**

In order to prevent data corruption and inadvertent write operations during power-up, a Power On Reset (POR) circuit resets all internal programming cicuitry. Access to the memory in write mode is allowed after a power-up as specified in Table 7.

#### Read

The M28LV17 is accessed like a static RAM. When  $\overline{E}$  and  $\overline{G}$  are low with  $\overline{W}$  high, the data addressed is presented on the I/O pins. The I/O pins are high impedance when either  $\overline{G}$  or  $\overline{E}$  is high.

#### Write

Write operations are initiated when both  $\overline{W}$  and  $\overline{E}$  are low and  $\overline{G}$  is high. The M28LV17 supports both  $\overline{E}$  and  $\overline{W}$  controlled write cycles. The Address is

latched by the falling edge of  $\overline{E}$  or  $\overline{W}$  which ever occurs last and the Data on the rising edge of  $\overline{E}$  or  $\overline{W}$  which ever occurs first. Once initiated the write operation is internally timed until completion.

#### Page Write

Page write allows up to 64 bytes to be consecutively latched into the memory prior to initiating a programming cycle. All bytes must be located in a single page address, that is A6-A10 must be the same for all bytes. The page write can be initiated during any byte write operation.

Following the first byte write instruction the host may send another address and data with a minimum data transfer rate of  $1/t_{WHWH}$  (see Figure 13). If a transition of  $\overline{E}$  or  $\overline{W}$  is not detected within  $t_{WHWH}$ , the internal programming cycle will start.

#### Figure 3. Block Diagram



#### **Microcontroller Control Interface**

The M28LV17 provides two write operation status bits and one status pin that can be used to minimize the system write cycle. These signals are available on the I/O port bits DQ7 or DQ6 of the memory during programming cycle only, or as the RB signal on a separate pin.

#### Figure 4. Status Bit Assignment

DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
DP	ΤВ	PLTS	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
DP = Data Polling TB = Toggle Bit PLTS = Page Load Timer Status							

**Data Polling bit (DQ7).** During the internal write cycle, any attempt to read the last byte written will produce on DQ7 the complementary value of the

previously latched bit. Once the write cycle is finished the true logic value appears on DQ7 in the read cycle.

**Toggle bit (DQ6).** The M28LV17 offers another way for determining when the internal write cycle is completed. During the internal Erase/Write cycle, DQ6 will toggle from "0" to "1" and "1" to "0" (the first read value is "0") on subsequent attempts to read the memory. When the internal cycle is completed the toggling will stop and the device will be accessible for a new Read or Write operation.

**Page Load Timer Status bit (DQ5)**. In the Page Write mode data may be latched by  $\overline{E}$  or  $\overline{W}$ . Up to 32 bytes may be input. The Data output (DQ5) indicates the status of the internal Page Load Timer. DQ5 may be read by asserting Output Enable Low (t<sub>PLTS</sub>). DQ5 Low indicates the timer is running, High indicates time-out after which the write cycle will start and no new data may be input.

**Ready/Busy pin.** The  $R\overline{B}$  pin provides a signal at its open drain output which is low during the erase/write cycle, but which is released at the completion of the programming cycle.





Figure 5. Software Data Protection Enable Algorithm and Memory Write

Note: 1. MSB Address bits (A6 to A10) differ during these specific Page Write operations.

# Figure 6. Software Data Protection Disable Algorithm



#### **Software Data Protection**

The M28LV17 offers a software controlled write protection facility that allows the user to inhibit all write modes to the device including the Chip Erase instruction. This can be useful in protecting the memory from inadvertent write cycles that may occur due to uncontrolled bus conditions.

The M28LV17 is shipped as standard in the "unprotected" state meaning that the memory contents can be changed as required by the user. After the Software Data Protection enable algorithm is issued, the device enters the "Protect Mode" of operation where no further write commands have any effect on the memory contents. The device remains in this mode until a valid Software Data Protection (SDP) disable sequence is received whereby the device reverts to its "unprotected" state. The Software Data Protection is fully nonvolatile and is not changed by power on/off sequences.

To enable the Software Data Protection (SDP) the device requires the user to write (with a Page Write) three specific data bytes to three specific memory locations as per Figure 5. Similarly to disable the Software Data Protection the user has to write specific data bytes into six different locations as per Figure 6 (with a Page Write). This complex series ensures that the user will never enable or disable the Software Data Protection accidentally.

Table 4.	AC	Measurement	Conditions
----------	----	-------------	------------

Input Rise and Fall Times	≤ 20ns
Input Pulse Voltages	0V to V <sub>CC</sub> -0.3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output  $\operatorname{Hi-Z}$  is defined as the point where data is no longer driven.

### Figure 7. AC Testing Input Output Waveforms





## Table 5. Capacitance <sup>(1)</sup> (T<sub>A</sub> = 25 $^{\circ}$ C, f = 1 MHz )

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
Cout	Output Capacitance	$V_{OUT} = 0V$		12	pF

**Note:** 1. Sampled only, not 100% tested.

#### Table 6. Read Mode DC Characteristics

$(T_A = 0 \text{ to } 70^{\circ}\text{C or} -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 2.7\text{V to } 3.6\text{V})$								
Symbol	Parameter	Test Condition	Min	Max	Unit			
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		10	μΑ			
I <sub>LO</sub>	Output Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		10	μΑ			
lee <sup>(1)</sup>	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 5 \text{ MHz}, V_{CC} = 3.3 \text{V}$		8	mA			
	(CMOS inputs)	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 5 \text{ MHz}, V_{CC} = 3.6 \text{V}$		10	mA			
I <sub>CC2</sub> <sup>(1)</sup>	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> –0.3V		50	μΑ			
VIL	Input Low Voltage		- 0.3	0.6	V			
VIH	Input High Voltage		2	V <sub>CC</sub> +0.5	V			
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA		0.2 V <sub>CC</sub>	V			
Vон	Output High Voltage	I <sub>OH</sub> = 1 mA	0.8 V <sub>CC</sub>		V			

Note: 1. All I/O's open circuit.

### **Table 7.** Power Up Timing <sup>(1)</sup> ( $T_A = 0$ to 70°C or -40 to 85°C; $V_{CC} = 2.7V$ to 3.6V)

Symbol	Parameter	Min	Мах	Unit
tpur	Time Delay to Read Operation	1		μs
t <sub>PUW</sub>	Time Delay to Write Operation	10		ms
Vwi	Write Inhibit Threshold	1.5	2.5	V

Note: 1. Sampled only, not 100% tested.

#### 6/16

Figure 8. AC Testing Equivalent Load Circuit



#### Table 8. Read Mode AC Characteristics

$(1_A = 0 \text{ to } 70^{\circ}\text{C or} -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 2.7 \text{V to } 3.6 \text{V})$										
				M28LV17						
Symbol	Alt	Parameter	Test Condition	-200 -250 -30		00	Unit			
				Min	Max	Min	Max	Min	Мах	
t <sub>AVQV</sub>	tACC	Address Valid to Output Valid	$\overline{E}=V_{IL},\overline{G}=V_{IL}$		200		250		300	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$G = V_{IL}$		200		250		300	ns
tGLQV	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		100		150		150	ns
t <sub>EHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	0	60	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	55	0	60	0	60	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Output Hi-Z is defined as the point at which data is no longer driven.

#### Figure 9. Read Mode AC Waveforms



**Note:** Write Enable  $(\overline{W}) = High.$ 

#### Table 9. Write Mode AC Characteristics

$(T_A = 0 \text{ to } 70^\circ \text{C or } -40 \text{ to } 85^\circ \text{C}; V_A$	cc = 2.7V  to  3.6V
---	---------------------

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	$\overline{E} = V_{IL}, \ \overline{G} = V_{IH}$	0		ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low	$\overline{G}=V_{IH},\overline{W}=V_{IL}$	0		ns
t <sub>ELWL</sub>	t <sub>CES</sub>	Chip Enable Low to Write Enable Low	$\overline{G} = V_{IH}$	0		ns
t <sub>GHWL</sub>	toes	Output Enable High to Write Enable Low	Ē = VIL	0		ns
t <sub>GHEL</sub>	t <sub>OES</sub>	Output Enable High to Chip Enable Low	$\overline{W} = V_{IL}$	0		ns
t <sub>WLEL</sub>	t <sub>WES</sub>	Write Enable Low to Chip Enable Low	$\overline{G} = V_{IH}$	0		ns
twLAX	tан	Write Enable Low to Address Transition		100		ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Chip Enable Low to Address Transition		100		ns
twldv	t <sub>DV</sub>	Write Enable Low to Input Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IH}$		1	μs
t <sub>ELDV</sub>	t <sub>DV</sub>	Chip Enable Low to Input Valid	$\overline{G}=V_{IH},\overline{W}=V_{IL}$		1	μs
t <sub>ELEH</sub>	t <sub>WP</sub>	Chip Enable Low to Chip Enable High		100	1000	ns
twнен	t <sub>CEH</sub>	Write Enable High to Chip Enable High		0		ns
t <sub>WHGL</sub>	t <sub>OEH</sub>	Write Enable High to Output Enable Low		0		ns
t <sub>EHGL</sub>	t <sub>ОЕН</sub>	Chip Enable High to Output Enable Low		0		ns
t <sub>EHWH</sub>	t <sub>WEH</sub>	Chip Enable High to Write Enable High		0		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition		0		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition		0		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low		50		ns
twlwh	twp	Write Enable Low to Write Enable High		100		ns
t <sub>WHWH</sub>	t <sub>BLC</sub>	Byte Load Repeat Cycle Time		0.2	100	μs
twhen	twc	Write Cycle Time			3	ms
t <sub>WHRL</sub>	t <sub>DB</sub>	Write Enable High to Ready/Busy Low	Note 1		150	ns
t <sub>EHRL</sub>	t <sub>DB</sub>	Chip Enable High to Ready/Busy Low	Note 1		150	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid before Write Enable High		50		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid before Chip Enable High		50		ns

57

**Note**: 1. With a 3.3 k $\Omega$  external pull-up resistor.



Figure 10. Write Mode AC Waveforms - Write Enable Controlled

Figure 11. Write Mode AC Waveforms - Chip Enable Controlled





Figure 12. Page Write Mode AC Waveforms - Write Enable Controlled

Figure 13. Software Protected Write Cycle Waveforms



**Note:** A6 through A10 must specify the same page address during each high to low transition of  $\overline{W}$  (or  $\overline{E}$ ) after the software code has been entered.  $\overline{G}$  must be high only when  $\overline{W}$  and  $\overline{E}$  are both low.



Figure 14. Data Polling Waveform Sequence





Note: 1. First Toggle bit is forced to '0'

#### **ORDERING INFORMATION SCHEME**



Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

Symb	mm			inches			
	Тур	Min	Мах	Тур	Min	Мах	
А		3.94	5.08		0.155	0.200	
A1		0.38	1.78		0.015	0.070	
A2		3.56	4.06		0.140	0.160	
В		0.38	0.56		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.30		0.008	0.012	
D		34.70	37.34		1.366	1.470	
E		14.80	16.26		0.583	0.640	
E1		12.50	13.97		0.492	0.550	
e1	2.54	_	_	0.100	-	-	
eA		15.20	17.78		0.598	0.700	
L		3.05	3.82		0.120	0.150	
S		1.02	2.29		0.040	0.090	
α		0°	15°		0°	15°	
Ν		28			28		

PDIP28 - 28 pin Plastic DIP, 600 mils width

PDIP28



Drawing is not to scale

Symb	mm			inches			
	Тур	Min	Мах	Тур	Min	Мах	
А		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
Е		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
е	1.27	_	-	0.050	-	_	
Ν	32			32			
Nd	7			7			
Ne	9			9			
CP			0.10			0.004	

## PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

PLCC32





Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Мах
А		2.46	2.64		0.097	0.104
A1		0.13	0.29		0.005	0.011
A2		2.29	2.39		0.090	0.094
В		0.35	0.48		0.014	0.019
С		0.23	0.32		0.009	0.013
D		17.81	18.06		0.701	0.711
E		7.42	7.59		0.292	0.299
е	1.27	-	-	0.050	-	-
Н		10.16	10.41		0.400	0.410
L		0.61	1.02		0.024	0.040
α		0°	<b>8</b> °		0°	8°
Ν		28			28	
CP			0.10			0.004

# SO28 - 28 lead Plastic Small Outline, 300 mils body width

SO28



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.