

1. Introduction

120 channel common driver for STN LCD

KS0795 is a 120 channel common driver IC enabled to drive dot matrix STN LCD panel. This device consists of 60 x 2 bits bidirectional shift register, 60 x 2 bits level shift and 60 x 2 bits output driver and can control number of output driver with cascade connection.

Low power consumption and high voltage operation are available by high voltage CMOS process technology.

2. Features


- . STN LCD common driver with 120 channel output
- . Left/Right shift mode selection
- . Power supply voltage : 2.7 ~ 5.5(V)
- . Supply voltage for display : 14V_i-38V
- . Available 4 mode operation with bidirectional 60 X 2 bits shift register and driver
 - X1 ↔ X120 X120 ↔ X1
 - X1 ↔ X60, X61 ↔ X120 X120 ↔ X61, X60 ↔ X1
- . Operating frequency : -20_iÉ ~ +75_iÉ
- . ON resistance : 0.5K_Ω typ. (20V, 1/13 bias, 25_iÉ)
 - 1.0K_Ω max. (20V, 1/13 bias, 75_iÉ)

. Interface

COMMON	SEGMENT
Other KS0795	KS0794

- . Applicable LCD duty : 1/64 ~ 1/480
- . High voltage CMOS process
- . 142 pin slim TCP package

3. Block diagram



4. Terminal descriptions

Pin Name	Input Output	Function	Interface																					
VDD		For logical circuit (+5V _i ±40%, +3V _i ±40%)	POWER																					
Vss		For logical circuit (GND)																						
VCCR, VCCL		Maximum supply voltage for LCD drive circuit.																						
VSSR, VSSL		GND																						
V0R, V0L V1R, V1L V4R, V4L V5R, V5L	Input	Bias supply voltage terminals to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source. V0R, V0L, V5R, V5L : selection level V1R, V1L, V4R, V4L : non-selection level	POWER																					
C1 ~ C120	Output	Display data output for LCD driving. One of V0, V1, V4 and V5 is selected as a display driving voltage source according to the combination of the latched data level and M signal.	LCD																					
		<table border="1"> <thead> <tr> <th>DISPOFFB</th> <th>M</th> <th>DATA</th> <th>OUTPUT LEVEL</th> </tr> </thead> <tbody> <tr> <td rowspan="2">H</td> <td>H</td> <td>H</td> <td>V5</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td>V1</td> </tr> <tr> <td rowspan="2">L</td> <td>L</td> <td>V0</td> </tr> <tr> <td rowspan="2">L</td> <td>L</td> <td>V4</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>V5</td> </tr> </tbody> </table>		DISPOFFB	M	DATA	OUTPUT LEVEL	H	H	H	V5	L	H	V1	L	L	V0	L	L	V4	L	X	X	V5
		DISPOFFB		M	DATA	OUTPUT LEVEL																		
		H		H	H	V5																		
				L	H	V1																		
		L			L	V0																		
L	L		V4																					
	L	X	X	V5																				
DISPOFFB	Input	Control input pin for display data output level (C1 _i -C120). V5 level is output from C1 _i -C120 terminal during "L" level input. LCD becomes non-selected by V5 level output from every output of common drivers and every output of segment drivers.	CONTROLLER																					
M	Input	Alternate signal input pin for LCD driving.	CONTROLLER																					
CL1	Input	The signal for latching the shift register contents is input to this terminal. The display data is latched at the falling edge of clock pulse.	CONTROLLER																					
DIN	Input	DIN = Open : Normal operation (Built-in pull-down resistor) DIN = High : Data input																						
TEST	Input	TEST = Open : Normal operation (Built-in pull-down resistor) TEST = High : Test mode																						
DUAL	Input	DUAL = Low : 120 ch mode DUAL = High : 60ch x 2 mode																						
SHL	Input	Selection of the shift direction																						
DI01, DI02	Input Output	Data input/output pin of internal shift register																						

5. Functional descriptions

5.1 60_bit 4 level driver

The 60_bit 4 level driver block is generates four voltage levels V0, V1, V4 and V5 which drive the LCD panel. One of these four levels is output to the corresponding C1 ~ C120 pin, selects the output voltage level according to the M and latched data valve.

- Relationship of M & data

M	DATA	OUTPUT LEVEL(C1 ~ C120)
H	H	V5
	L	V1
L	H	V0
	L	V4

5.2 60_bit level shifter

The 60_bit level shifter changes logic control signal (3.0V ~ 5.5V) into high voltage signal for 4 level driver.

5.3 60_bit bidirectional shift register

1_bit input data(from DI01 or DI02) is shifted by the direction according to the SHL signal input. The 1_bit of Shifted out data is output from DI01 or DI02 pin to the next driver IC. Both actions occur simultaneously at the falling edge of each shift clock pulse(CL1).

5.4 Control block

5.4.1 Display off functions

Display off functions is LCD driver output level controls. A "DISPOFFB=L" sets the LCD drive outputs C1 ~ C120 to the V5 level. DISPOFFB terminal is normally "H" sets used.

- Display off functions

DISPOFFB	M	DATA	OUTPUT LEVEL(C1 ~ C120)
H	H	H	V5
		L	V1
	L	H	V0
		L	V4
L	X	X	V5

X: Don't care


5.4.2 Single/Dual mode functions

DUAL	SHL	DI01	DIN	DI02	Shift direction of LCD driving output
L	L	INPUT	OPEN	OUTPUT	DI01 → C1 → C2 → → C119 → C120 → DI02
	H	OUTPUT	OPEN	INPUT	DI02 → C120 → C119 → → C2 → C1 → DI01
H	L	INPUT	INPUT	OUTPUT	DI01 → C1 → → C60, DIN → C61 → → C120 → DI02
	H	OUTPUT	INPUT	INPUT	DI02 → C120 → → C61, DIN → C60 → → C1 → DI01


- Output shift direction

1) Single mode (120channel mode, DUAL=L)



SHL= L



SHL= H



2) Dual mode (60channel X 2 mode, DUAL=H)



6. MAXIMUM ABSOLUTE LIMIT

Characteristic	Symbol	Value	Unit
Power supply voltage	VDD	-0.3 ~ 6.5	V
Driver supply voltage	VCC	-0.3 ~ 42	
	V0, V1, V4, V5	-0.3 ~ VCC + 0.3	
Input voltage *	Vin	-0.3 ~ VDD + 0.3	V
Operating temperature	Topr	-20 ~ +75	°C
Storage temperature	Tstg	-40 ~ +125	

* Voltage greater than above may result in damage to the circuit.

VCC ≥ V0 > V1 > V4 > V5 ≥ VSS

* Application pin ; CL1, M, SHL, DL, DR, DISPOFFB, DUAL, SDT, TEST

7. RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Typ	Max	Unit
Power supply voltage	VDD	2.7	-	5.5	V
Driver supply voltage	VCC	14	-	38	
	V0, V1, V4, V5	*			
Operating temperature	Topr	-20 ~ +75			°C

* VCC ≥ V0 > V1 > V4 > V5 ≥ VSS

8. ELECTRICAL CHARACTERISTICS

8.1 DC Characteristics (VDD = 2.7 ~ 5.5V, VSS = 0V, VCC = 14 ~ 38V, Ta = -20 ~ +75°C)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit	
Operating voltage	VDD	-	2.7	-	5.5	V	
	VCC	-	14	-	38		
Input voltage(*1)	V _{IH}	-	0.8VDD	-	VDD		
	V _{IL}	-	0	-	0.2VDD		
Output voltage(*2)	V _{OH}	I _{OH} = -0.5 mA	VDD-0.5	-	VDD	V	
	V _{OL}	I _{OL} = 0.5 mA	0	-	0.5		
Output resistance(*3)	R _{on}	C1 ~ C120	V _{OUT} = V ₀ - 0.5V	-	0.5	1.0	S _Ω
			V _{OUT} = V ₁ ± ¼ 0.5V	-			
			V _{OUT} = V ₄ ± ¼ 0.5V	-			
			V _{OUT} = V ₅ + 0.5V	-			
Input leakage current	I _{IL1} (*4)	V _{IN} = 0 ~ VDD	-1	-	1	S _{μA}	
	I _{IL2}	VDD=5.5V, VCC=38V	-200	-	200		
	I _{IL3}	VDD=5.5V, TEST=5.5V, TEST pin	-	400	600		
Stand-by current	I _{STB}	(*5)	-1.0	-	1.0	S _{μA}	
Supply current(*6)	I _{DD1}	VDD=5.0V, VCC=38V	-	-	60	S _{μA}	
	I _{DD2}	VDD=3.0V, VCC=38V	-	-	20		
	I _{CC1}	VDD=5.0V, VCC=38V	-	-	150	S _{μA}	
	I _{CC2}	VDD=3.0V, VCC=38V	-	-	100		

*1. Applied to CL1, M_{SHL}, DIN, DI01, DI02, DISPOFFB, DUAL, TEST pin

*2. Applied to DI01, DI02 pin

*3. VCC=V₀=20V, 1/13 bias, V₁=(12/13)V₀, V₄=(1/13)V₀, V₅=VSS=0V

*4. Applied to CL1, M_{SHL}, DIN, DI01, DI02, DISPOFFB, DUAL pin

*5. VDD=5.5V, VCC=38V, V_{IH}=VDD, V_{IL}=VSS, SHL=VSS, DISPOFFB=VDD, M=VSS

*6. f_{CL1}=38.4KHz, F_M=80Hz, No load



8.2 AC Characteristics

(VDD=2.7~5.5V, VSS=0V, VCC=14~42V, Ta=-20~+75°C)

Characteristics	Symbol	Test Conditions	Min	Typ	Max	Unit
Clock pulse width (High)	t _{CWH}	CL1	12	-	-	
Clock pulse width (Low)	t _{CWL}	CL1	110	-	-	
Clock rise/fall time	t _r /t _f	CL1	-	-	20	
Data set-up time	t _s	DI01, DI02, DIN	45	-	-	
Data hold time	t _h		0	-	-	
Serial output delay time	t _{pd1}	DI01, DI02, C _L =10pF	15	-	-	
	t _{pd2}	DI01, DI02, C _L =10pF	-	-	200	
Output delay time	t _{d1}	CL1 $\bar{}$ OUTPUT	-	-	500	
	t _{d2}	M $\bar{}$ OUTPUT	-	-	500	
	t _{d3}	DISPOFFB $\bar{}$ OUTPUT	-	-	500	

* Insert bypass capacitor (0.1 μ F) between VDD to VSS and VCC to VSS
Place the bypass capacitor as close to the LSI as possible.

8.2 AC Characteristics (continued)



APPLICATION CIRCUIT EXAMPLE

