

# **SPECIFICATIONS**

At  $\rm T_{_{A}}\!=\!+25^{\circ}C$  and  $\rm V_{_{S}}\!=\!\pm15V$  unless otherwise specified.

		INA120CG		INA120BG, BP		INA120AP					
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN Range of Gain Gain Equation Gain Error Gain Temp Coefficient Nonlinearity	$\begin{array}{c} G = 1 \\ G = 10 \\ G = 100 \\ G = 1000 \\ G = 1 \\ G = 100 \\ G = 100 \\ G = 1000 \\ G = 1 \\ G = 10 \\ G = 100 \\ G = 100 \\ G = 1000 \end{array}$	1 1	+ (2R <sub>F</sub> /R 0.01 0.05 0.1 0.3 4 4 6 22 0.001 0.002 0.004 0.004 0.008	1000 0.05 0.1 0.2 0.5 10 10 10 30 50 0.005 0.01 0.05	1 1	+ (2R <sub>F</sub> /R, 0.01 0.05 0.1 0.3 4 4 6 22 0.001 0.002 0.004 0.008	1000 3) 0.05 0.2 0.3 1 20 20 40 50 0.01 0.02 0.1	1 1	+ (2R <sub>F</sub> /R 0.02 0.1 0.2 0.5 6 8 10 40 0.001 0.002 0.004 0.008	1000 0.1 0.2 0.5 1 20 40 60 100 0.01 0.02 0.1	V/V V/V % % ppm/°C ppm/°C ppm/°C ppm/°C % of FS % of FS % of FS
OFFSET VOLTAGE Initial Offset			(10+ 300/G)	(25+ 600/G) 25 + 10/(	3)	(50+ 300/G)	(100+ 1000/G) (1 + 20/G)		(50+ 600/G) (2 + 20/G	(200+ 2000/G)	μV uV/°C
vs Power Supply	$V_s = \pm 6V$ to $\pm 18V$	('	1 + 20/G)	(10 + 150	/G) ('	1 + 20/G)	(20 + 250/	'G) ('	1 + 20/G)	, (40 + 300	/G) μV/V
INPUT BIAS CURRENT Initial Bias Current vs Temperature Initial Offset Current vs Temperature Impedance: Differential Common-Mode			$\begin{array}{c} \pm 7 \\ \pm 0.2 \\ \pm 5 \\ \pm 0.2 \\ 10^{10} \parallel 3 \\ 10^{10} \parallel 3 \end{array}$	±20 ±10		$\begin{array}{c} \pm 7 \\ \pm 0.2 \\ \pm 5 \\ \pm 0.2 \\ 10^{10} \parallel 3 \\ 10^{10} \parallel 3 \end{array}$	±20 ±20		$\begin{array}{c} \pm 20 \\ \pm 0.2 \\ \pm 10 \\ \pm 0.2 \\ 10^{10} \parallel 3 \\ 10^{10} \parallel 3 \end{array}$	±50 ±50	nA nA/°C nA/°C Ω    pF Ω    pF
INPUT VOLTAGE RANGE Range, Linear Response CMRR (DC, 1kΩ Source Imbalance	) G = 1 G = 10 G = 100 G = 1000	±10 80 96 106 106	±12.5 90 106 110 110		±10 74 90 106 106	±12.5 90 106 110 110		±10 70 86 100 100	±12.5 85 95 105 105		V dB dB dB dB
$\label{eq:statestarding} \begin{array}{l} \textbf{NOISE} \\ \textbf{Input Voltage Noise} \\ f_{B} = 0.1Hz \ to \ 10Hz \\ Density; \ f = 10Hz \\ f = 100Hz \\ f = 1000Hz \\ \textbf{Input Current Noise} \\ f_{B} = 0.1Hz \ to \ 10Hz \\ Density; \ f = 10Hz \\ f = 10Hz \\ f = 1kHz \\ \textbf{Output Voltage Noise} \\ f_{B} = 0.1Hz \ to \ 10Hz \\ \end{array}$	G = 1000 G = 1000		0.7 14 11 10 50 1.8 0.4 8			0.7 14 11 10 50 1.8 0.4 8			0.7 14 11 10 50 1.8 0.4 8		µV p-p nV/\Hz nV/\Hz nV/\Hz pAp-p pA/\Hz pA/\Hz μVp-p
DYNAMIC RESPONSE Small Signal Bandwidth (-3dB) Slew Rate Settling Time to 0.01% Full Power Bandwidth, G < 200 Overload Recovery	$\begin{array}{c} G = 1 \\ G = 10 \\ G = 100 \\ G = 1000 \\ \end{array} \\ \begin{array}{c} G = 1 \\ G = 10 \\ G = 100 \\ G = 1000 \\ \end{array} \\ \begin{array}{c} V_{o} = \pm 10V, \ R_{L} = 2k\Omega \\ 50\% \ Overdrive \end{array}$	0.4	2 200 20 2 0.6 24 30 50 200 9 2		0.4	2 200 20 2 0.6 24 30 50 200 9 2		0.4	2 200 20 2 0.6 24 30 50 200 9 2		MHz kHz kHz kHz V/μs μs μs μs kHz μs
OUTPUT Voltage, $R_L = 2k\Omega$ Current Short-Circuit Current Capacitive Load, Stable Operation	Over Temperature Over Temperature	±10.5 5	±12.8 15 24 4000		±10.5 5	±12.8 15 24 4000		±10.5 5	±12.8 15 24 4000		V mA mA pF
POWER SUPPLY Rated Voltage Voltage Range Supply Current	V <sub>o</sub> = 0V	±6	±15 ±2.7	±18 ±4	±6	±15 ±2.7	±18 ±4	±6	±15 ±2.7	±18 ±4	V V mA
TEMPERATURE RANGE Specification Operation BP,AP Operation CG,BG Storage		-25 -55 -65		+85 +125 +150	-25 -40 -55 -65 See Absol	ute Maxir	+85 +85 +125 +150 num Table	-25 -40 -65		+85 +85 +150	သံ သံ သံ သံ



### **PIN CONFIGURATION**



### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	±18V
Input Voltage Range	(V+) +2 to (V–) –2V
Differential Input Voltage	Total V <sub>s</sub> +4V
Operating Temperature	5
Ceramic G Package	65°C to +150°C
Plastic P Package	40°C to +125°C
Storage Temperature	
Ceramic G Package	–65°C to +150°C
Plastic P Package	40°C to +125°C
Junction Temperature	
Ceramic G Package	+175°C
Plastic P Package	+125°C
Lead Temperature (soldering, 10s)	+300°C

### PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
INA120AP	18-Pin Plastic DIP	218
INA120BP	18-Pin Plastic DIP	218
INA120BG	18-Pin Ceramic DIP	158
INA120CG	18-Pin Ceramic DIP	158

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

#### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE
INA120AP INA120BP INA120BG INA120CG	18-Pin Plastic DIP 18-Pin Plastic DIP 18-Pin Ceramic DIP 18-Pin Ceramic DIP	-25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +85°C

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



**INA120** 

## **TYPICAL PERFORMANCE CURVES**

 $T_{A}$  = +25°C,  $V_{S}$  = ±15V unless otherwise noted.













## **TYPICAL PERFORMANCE CURVES (CONT)**

 $T_{_{A}}$  = +25°C,  $V_{_{S}}$  =  $\pm 15V$  unless otherwise noted.





25

CURRENT LIMIT vs TEMPERATURE 35 30 Current Limit (mA) Output Op Amp 25 20 15 -75 -50 -25 0 +25 +50 +75 +100 +125 Ambient Temperature (°C)











Time (20µs/ Division)



## **TYPICAL PERFORMANCE CURVES (CONT)**

 $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$  unless otherwise noted.





### **APPLICATION INFORMATION**

Figure 1 shows the basic connections required for operation of the INA120. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins as shown. The differential input voltage is applied to pins 16 and 3.

The output is referred to the output common reference terminal, pin 18. This terminal must have a low-impedance connection to ground. A resistance of  $1\Omega$  or greater in series with the common terminal could degrade common-mode rejection beyond the specified value.

### SETTING THE GAIN

Gains of 1, 10, 100 or 1000 can be configured by interconnecting the gain-set pins as shown in the table of Figure 1. These pin-strapped gains provide best gain accuracy and drift because they are determined by the ratios of accurately trimmed and matched on-chip resistors.

Digital gain control can be achieved using an analog multiplexer as shown in Figure 2. Since the switches are in series with the high impedance gain-sense connections, pins 4 and 15, their series resistance does not significantly affect gain error or drift. Gain error at G = 1 is slightly higher than with direct pin connections shown in Figure 1. The gain is selected with a two-bit address,  $A_0$  and  $A_1$ . The Multiplexer Enable control is directly connected to V+ since a logic "low" on this line would cause the input amplifiers to run open-loop.

Other gains may be set by connecting an external resistor,  $R_{_{\rm G}}$ , as shown in Figure 3a. Gain accuracy using an external gain-setting resistor is a function of  $R_{_{\rm G}}$  and the internal 20k $\Omega$  resistors. The internal resistors are typically within  $\pm 0.2\%$  of nominal value and their drift under  $\pm 80 \text{ppm/}^\circ\text{C}$ . Inaccuracy and drift of  $R_{_{\rm G}}$  will contribute additional gain error and drift.

Figure 3b shows an external gain-setting resistor connected in parallel with internal resistors. By forming a portion of the

**INA120** 

effective  $R_{g}$  with internal resistors, gain accuracy and drift can be somewhat improved.

Connections available on the INA120 allow all input stage gain-setting resistors to be provided externally. A custom precision resistor network could be connected to provide the highest accuracy and lowest gain drift for non-standard gains. Impedance of this external network should be made close to that of the internal network for best performance.

### OFFSET TRIMMING

Many applications require no external offset voltage trimming. Figure 4 shows optional circuits for trimming offset voltage. Since the INA120 has two amplification stages, the offset voltage is comprised of two components—the input stage offset and output stage offset.

The input stage offset is equal to the combined offset of op amps  $A_1$  and  $A_2$ . This input stage offset dominates at high gain. When used in gains of 100 to 1000, it is often sufficient to adjust the input stage offset with a potentiometer connected to pins 6 and 7 as shown. Connect both inputs to ground and adjust for 0V at the output, pin 1. Do not use pins 6 and 7 to trim offset voltage at G = 1 or to correct for offset in devices following the INA120 since this can cause excessive offset voltage drift.

At G = 1, offset is dominated by the output stage. Output stage offset can be trimmed by applying a correction voltage at the output reference terminal, pin 18. Low impedance must be maintained at this node to preserve the high CMR of the INA120. This is achieved by buffering the trim voltage with an op amp as shown.

At intermediate gains it may be necessary to provide both input stage and output stage offset adjustments. Again, ground both inputs. Connect a jumper between pins 9 and 11 (temporarily connects the INA120 in high gain) and adjust  $R_1$  for 0V at the output, pin 1. Then disconnect the jumper and adjust the output offset control for 0V output.



FIGURE 1. Basic Connection.



FIGURE 2. Digital Gain Control.







FIGURE 3. External Gain-Setting Resistors.

### **INPUT BIAS CURRENT RETURN PATH**

The input impedance of the INA120 is extremely high approximately  $10^{10}\Omega$ . This does not mean, however, that no current flows in the input terminals. The input bias current of the INA120 is typically ±10nA (it can be either polarity). High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current if the INA120 is to function. Figure 5 shows various provisions for an input bias current path. Without an appropriate current path, the inputs will float to a potential which



exceeds the common-mode range of the INA120 and the input amplifiers will saturate.

### INPUT PROTECTION

The inputs of the INA120 are protected for input voltages up to 2V beyond the power supply voltages. If the input can exceed these conditions, input clamp diodes should be provided as shown in Figure 6.  $R_s$  may not be required if the input cannot supply more than 100mA. If the input can supply larger currents, choose  $R_s$  according to the maximum source voltage, limiting current to under 100mA.



FIGURE 4. Offset Adjustment Circuits.



FIGURE 5. Providing an Input Bias Current Path.



FIGURE 6. Input Protection Circuit.



**INA120** 

					$\begin{array}{c} 10.0V & 6 \\ REF102 \\ (2) \\ (2$
ISA TYPE	MATERIAL	SEEBECK COEFFICIENT (µV/°C)	R <sub>2</sub> (R <sub>3</sub> = 100Ω)	R <sub>4</sub> (R <sub>5</sub> + R <sub>6</sub> =100Ω)	$ \begin{array}{c} \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \\$
E	Chromel Constantan	58.5	3.48k	56.2k	R <sub>6</sub> 100Ω
J	Iron Constantan	50.2	4.12k	64.9k	NOTES: (1) -2.1mV/°C at 200µA.
к	Chromel Alumel	39.4	5.23k	80.6k	(2) R <sub>7</sub> provides down-scale burn-out
т	Copper Constantan	38.0	5.49k	84.5k	

FIGURE 7. Thermocouple Amplifier With Cold Junction Compensation.



FIGURE 8. Guard Drive Circuit.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated