

# IH401A

#### April 1999

## Features

• r<sub>DS(ON)</sub> (Typ) ..... 35Ω • Switching Times ( $R_1 = 1k\Omega$ ) - t<sub>ON</sub> ...... 25ns Built-In Overvoltage Protection ..... ±25V Charge Injection Error (Typ) into 0.01µF Capacitor ... 3mV 

NO RECOMMENDED REPLACEMENT OBSOLETE PRODUCT

Call Central Applications 1-800-442-7747

Can Be Used for Hybrid Construction

# Part Number Information

| PART<br>NUMBER | TEMP. RANGE<br>( <sup>o</sup> C) | PACKAGE      |  |  |
|----------------|----------------------------------|--------------|--|--|
| IH401A         | -55 to 125                       | 16 Ld CERDIP |  |  |

# QUAD Varafet Analog Switch


# or email: centapp@harris.com Description

The IH401A is made up of 4 monolithically constructed combinations of varacitor type diode and a N-Channel JFET. The JFET itself is very similar to the popular 2N4391, and the driver diode is specially designed, such that its capacitance is a strong function of the voltage across it. The driver diode is electrically in series with the gate of the N-Channel FET and simulates a back-to-back diode structure. This structure is needed to prevent forward biasing the source-to-gate or drain-to-gate junctions of the JFET when used in switching applications.

Previous applications of JFETs required the addition of diodes, in series with the gate, and then perhaps a gate-tosource referral resistor or a capacitor in parallel with the diode; therefore, at least 3 components were required to perform the switch function. The IH401A does this same job in one component (with a great deal better performance characteristics).

Like a standard JFET, the practically perform a solid state switch function translator should be added to drive the diode. This translator takes the TTL levels and converts them to voltages required to drive the diode/FET system (typically a 0V to -15V translation and a 3V to +15V shift). With ±15V power supplies, the IH401A will typically switch 22V<sub>P-P</sub> at any frequency from DC to 20MHz, with less than  $50\Omega$ rDS(ON).

#### Pinout



**Thermal Information** 

Maximum Junction Temperature (Ceramic Package).....175°C

#### **Absolute Maximum Ratings**

Supply Voltage

| V <sub>S</sub> to V <sub>D</sub> | . 35V |
|----------------------------------|-------|
| $V_{G}$ to $V_{S}$ , $V_{D}$ .   | . 35V |

#### **Operating Conditions**


CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### Electrical Specifications At 25°C/125°C

| PARAMETER   | SYMBOL                                     | TEST CONDITIONS  | MIN | ТҮР  | MAX  | UNITS             |
|---|--|--|-----|------|------|-------------------|
| Switch "ON" Resistance  | <sup>r</sup> DS(ON)                        | $V_{DRIVE} = 15V,$<br>$V_{DRAIN} = -10V,$<br>$I_D = 10mA$                                  | -   | 35   | 50   | Ω                 |
| Pinch-Off Voltage   | VP   | I <sub>D</sub> = 1nA, V <sub>DS</sub> = 10V  | 2   | 4    | 5    | V                 |
| Switch "OFF" Current or "OFF" Leakage   | I <sub>D(OFF)</sub>                        | V <sub>DRIVE</sub> = -15V,<br>V <sub>SOURCE</sub> = -10V,<br>V <sub>DRAIN</sub> = +10V     | -   | 10   | ±500 | рА                |
| Switch "OFF" Leakage at 125 <sup>0</sup> C                                    | I <sub>D(OFF)</sub>                        | $V_{DRIVE} = -15V,$<br>$V_{SOURCE} = -10V,$<br>$V_{DRAIN} = +10V$                          | -   | 0.25 | 50   | nA                |
| Switch "OFF" Current  | I <sub>S(OFF)</sub>                        | V <sub>DRIVE</sub> = -15V,<br>V <sub>DRAIN</sub> = -10V,<br>V <sub>SOURCE</sub> = +10V     | -   | 10   | ±500 | pА                |
| Switch "OFF" Leakage at 125 <sup>0</sup> C                                    | I <sub>S(OFF)</sub>                        | V <sub>DRIVE</sub> = -15V,<br>V <sub>SOURCE</sub> = -10V,<br>V <sub>DRAIN</sub> = +10V     | -   | 0.3  | 50   | nA                |
| Switch Leakage When Turned "ON"   | I <sub>D(ON)</sub> =<br>I <sub>S(ON)</sub> | $V_D = V_S = -10V,$<br>$V_{DRIVE} = +15V$  | -   | 0.02 | ±2   | nA                |
| AC Input Voltage Range without Distortion                                     | V <sub>ANALOG</sub>                        | See Figure 2   | 20  | 22   | -    | V <sub>P-P</sub>  |
| Charge Injection Amplitude  | V <sub>INJECT</sub>                        | See Figure 3   | -   | 3    | -    | mV <sub>P-P</sub> |
| Diode Reverse Breakdown Voltage. This<br>Correlates to Overvoltage Protection | BV <sub>DIODE</sub>                        | $V_D = V_S = -V,$<br>$I_{DRIVE} = 1\mu A,$<br>DRIVE = 0V                                   | -30 | -45  | -    | V                 |
| Gate to Source or Gate to Drain Reverse<br>Breakdown Voltage                  | BV <sub>GSS</sub>                          | $ \begin{array}{l} V_{DRIVE} = -V, \\ V_{D} = V_{S} = 0V, \\ DRIVE = 1 \mu A \end{array} $ | 30  | 41   | -    | V                 |
| Maximum Current Switch can Deliver (Pulsed)                                   | IDSS                                       | $V_{DRIVE} = 15V,$<br>$V_{S} = 0V,$<br>D = +10V  | 35  | 55   | -    | mA                |
| Switch "ON" Time (Note 1)   | <sup>t</sup> ON                            | See Figure 1   | -   | 50   | -    | ns                |
| Switch "OFF" Time (Note 1)  | <sup>t</sup> OFF                           | See Figure 1   | -   | 150  | -    | ns                |

NOTE:

1. Driving waveform must be >100ns rise and fall time.



## Applications

#### IH401A Family

In general, the IH401A family can be used in any application formally using a JFET/isolation diode combination (2N4391 or similar). Like standard FET circuits, the IH401A requires a translator for normal analog switch function. The translator is used to boost the TTL input signals to the  $\pm$ 15V analog supply levels which allow the IH401A to handle  $\pm$ 10V analog signals. A typical simple PNP translator is shown in Figure 4.




FIGURE 4. TYPICAL SIMPLE PNP TRANSLATOR

Although this simple PNP circuit represents a minimum of components, it requires open collector TTL input and  $t_{(OFF)}$  is limited by the collector load resistor (approximately 1.5µs for 10k $\Omega$ ). Improved switching speed can be obtained by increasing the complexity of the translator stage.

A translator which overcomes the problems of the simple PNP stage is the Harris IH6201 (See Note). This translator driving an IH401A varafet produces the following typical features:

- t<sub>ON</sub> time of approx. 200ns ) break before
  - make switch
- TTL compatible strobing levels of 0.4V
- I<sub>D(ON)</sub> + I<sub>S(ON)</sub> typically 20pA up to ±10V analog signals
- I<sub>D(OFF)</sub> or I<sub>S(OFF)</sub> typically 20pA

t<sub>OFF</sub> time of approx. 80ns

- Quiescent current drain of approx. 100nA in either "ON" or "OFF" case
- NOTE: The IH6201 is a dual translator (two independent translators per package) constructed from monolithic CMOS technology. The schematic of one-half IH6201, driving one-fourth of an IH401A, is shown in Figure 5.

A very useful feature of this system is that one-half of an IH6201 and one-half of an IH401A can combine to make a SPDT switch, or an IH6201 plus an IH401A can make a dual SPDT analog switch. (See Figure 8)

#### IH401A

