

3.3V CMOS 16-BIT *IDT74LVCH16374A* EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5V TOLERANT I/O AND BUS-HOLD

FEATURES:

- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCH16374A

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

Functional Block Diagram


DESCRIPTION

The LVCH16374A 16-bit edge-triggered D-type register is built using advanced dual metal CMOS technology. This high-speed, low-power register is ideal for use as a buffer register for data synchronization and storage. The Output Enable (\overline{OE}) and clock (CLK) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


All pins of the LVCH16374A can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH16374A has been designed with a \pm 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH16374A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.




TO SEVEN OTHER CHANNELS



TO SEVEN OTHER CHANNELS

EXTENDED COMMERCIAL TEMPERATURE RANGE

PIN CONFIGURATION



TOP VIEW

PIN DESCRIPTION

Pin Na	ames	Description	
хD	Эх	Data Inputs ⁽¹⁾	
xCl	LK	Clock Inputs	
хC	xQx 3-State Outputs		
xOE 3-State Output Enable Input (Active LOW)		3-State Output Enable Input (Active LOW)	

NOTE:

1. These pins have "Bus-hold". All other pins are standard inputs, outputs or I/Os.

ABSOLUTE MAXIMUM RATINGS (1)

Description	Max.	Unit
Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Storage Temperature	– 65 to +150	°C
DC Output Current	– 50 to +50	mA
Continuous Clamp Current,	- 50	mA
VI < 0 or Vo < 0		
Continuous Current through	±100	mA
each Vcc or GND		LVC Link
	Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Continuous Clamp Current, VI < 0 or Vo < 0	Terminal Voltage with Respect to GND -0.5 to $+6.5$ Terminal Voltage with Respect to GND -0.5 to $+6.5$ Storage Temperature -65 to $+150$ DC Output Current -50 to $+50$ Continuous Clamp Current, -50 VI < 0 or Vo < 0

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)					
Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
Ci/o	I/O Port Capacitance	VIN = 0V	6.5	8	pF
					LVC Lin

NOTE:

1. As applicable to the device type.

FUNCTION TABLE (each flip-flop) (1)

	Inputs				
xOE	xCLK	хDх	xQx		
L	↑	Н	Н		
L	↑	L	L		
L	H or L	Х	Q ₀ ⁽²⁾		
Н	Х	Х	Z		

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 \uparrow = LOW-to-HIGH transition

Z = High-Impedance

2. $Q_0 = Output$ level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40° C to $+85^{\circ}$ C

Symbol	Parameter		Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
Іогн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
Iozl	(3-State Output pins)						
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo	VCC = 0V, VIN or VO ≤ 5.5 V		_	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = - 1	8mA	_	- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or VCC	_	—	10	μA
lccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V other inputs at Vcc or GND		—	—	500	μA LVC Lin

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾		Test Conditions	Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	– 75	-	_	μA
IBHL			VI = 0.8V	75	—	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
IBHL			VI = 0.7V	_	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Ibhlo							
Ibhlo							_

NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test	Conditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	Iон = – 6mA	2	_	
		Vcc = 2.3V	Iон = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	Iон = – 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IOL = 6mA	—	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	Iol = 12mA	—	0.4	
		Vcc = 3.0V	Iol = 24mA	_	0.55	LVC Link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

OPERATING CHARACTERISTICS, V_{CC} = 3.3V \pm 0.3V, T_A = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
Cpd	Power Dissipation Capacitance per flip-flop Outputs enabled	CL = 0pF, $f = 10Mhz$	58	pF
Cpd	Power Dissipation Capacitance per flip-flop Outputs disabled		24	pF

SWITCHING CHARACTERISTICS (1)

		VCC = 2.7V		VCC = 3.3	3V±0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fmax		150	—	150	-	MHz
tplн tpнl	Propagation Delay xCLK to xQx	_	4.9	1.5	4.5	ns
tpzh tpzl	Output Enable Time xOE to xQx	_	5.3	1.5	4.6	ns
tphz tplz	Output Disable Time xOE to xQx	_	6.1	1.5	5.5	ns
tsu	Set-up Time, data before CLK↑	1.9	—	1.9	_	ns
tн	Hold Time, data after CLK↑	1.1	—	1.1	_	ns
tw	Pulse duration, CLK HIGH or LOW	3.3	—	3.3	_	ns
tsк(o)	Output Skew ⁽²⁾	—	_	—	500	ps

NOTES:

1. See test circuits and waveforms. $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

2. Skew between any two outputs of the same package and switching in the same direction.

IDT74LVCH16374A 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP


EXTENDED COMMERCIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

	Unit
2 x Vcc	۷
Vcc	۷
Vcc/2	۷
150	mV
150	mV
30	pF LVC Link
	30

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

LVC Link

 C_L = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTE:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns. 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
•	LVC Link

OUTPUT SKEW - tsk (x)




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


NOTES:

- 1. For $ts\kappa(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

| PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



LVC Link

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.