# 40-Channel Symmetric Row Driver 

## Ordering Information

| Device | Package Options |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | 80-Lead <br> Ceramic Gullwing | 64-Lead 3-Sided <br> Plastic Gullwing | Die in waffle pack | 80-Lead <br> Ceramic Gullwing <br> (MIL-STD-883 Processed*) |
|  | HV7224DG | HV7224PG | HV7224X | RBHV7224DG |

* For Hi-Rel process flows, refer to page 5-3 of the Databook.


## Features

- Processed with HVCMOS $^{\circledR}$ technology
$\square$ Symmetric row drive (reduces latent imaging in ACTFEL displays)
- Output voltage up to 240 V
- Low-power level shifting
- Source/Sink current 70 mA (min.)
- Shift Register Speed 3MHz
- Pin-programmable shift direction (DIR, SHIFT)
- Hi-Rel processing available


## Absolute Maximum Ratings

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}{ }^{1}$ | -0.5 V to +7 V |
| :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {PP }}$ | -0.5 V to +260 V |
| Logic input levels | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Continuous total power dissipation ${ }^{2}$ | Plastic 1200 mW |
|  | Ceramic 1900mW |
| Operating temperature range | Plastic $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | Ceramic $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature 1.6 mm ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds | $260^{\circ} \mathrm{C}$ |
| Notes: |  |
| 1. All voltages are referenced to GND. |  |
| 2. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to maximum operating tem- |  |

## General Description

The HV72 is a low-voltage serial to high-voltage parallel converters with push-pull outputs. It is especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.
When the data reset pin $\left(\mathrm{DR}_{10}\right)$ is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The $\mathrm{DR}_{10}$ can be triggered at any time. The DIR and SHIFT pins control the direction of data shift through the device. When DIR is at logic high, $\mathrm{DR}_{1 O A}$ is the input and $\mathrm{DR}_{1 O B}$ is the output. When DIR is grounded, $\mathrm{DR}_{1 O B}$ is the input and the $\mathrm{DR}_{1 O A}$ is the output. See the Output Sequence Operation Table for output sequence. The POL and OE pins perform the polarity select and output enable function respectively. Data is loaded on the low to high transition of the clock. A logic high will cause the output to swing to $\mathrm{V}_{\mathrm{PP}}$ if POL is high, or to GND if POL is low. All outputs will be in High$Z$ state if $\overline{O E}$ is at logic high. Data output buffers are provided for cascading devices.

[^0]
## Electrical Characteristics

(over recommended operating conditions of $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=240 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless noted)
DC Characteristics

| Symbol | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 10 | mA | $\mathrm{f}_{\text {CLK }}=3 \mathrm{MHz}$ |
| $\mathrm{I}_{\mathrm{PP}}$ | High voltage supply current |  |  | 2.0 | mA | Outputs low or High-Z |
|  |  |  |  | 4.0 | mA | One Output High ${ }^{1}$ |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 100 | $\mu \mathrm{A}$ | All $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output | HV ${ }_{\text {OUT }}$ | 190 |  | V | $\mathrm{I}_{\mathrm{O}}=-70 \mathrm{~mA}$ |
|  |  | Data out | 4.5 |  | V | $\mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output | HV ${ }_{\text {OUT }}$ |  | 50 | V | $\mathrm{I}_{\mathrm{O}}=70 \mathrm{~mA}$ |
|  |  | Data out |  | 0.5 | V | $\mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level logic input current |  |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
|  | Low-level logic input current |  |  | -1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {SAT }}$ | Saturation current $\mathrm{HV}_{\text {OUT }}$ | P-Ch | -80 |  | mA |  |
|  |  | $\mathrm{N}-\mathrm{Ch}$ | 75 |  | mA |  |

Note:

1. Only one output can be turned on at a time.

## AC Characteristics

| Symbol | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency |  | 3.0 | MHz |  |
| $\mathrm{t}_{\mathrm{W} \text { (H/L) }}$ | Pulse width - clock high or low | 150 |  | ns |  |
| $\mathrm{t}_{\text {SUD }}$ | Data set-up time before clock rises | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold time after clock rises | 50 |  | ns |  |
| $\mathrm{t}_{\text {Suc }}$ | $\mathrm{HV}_{\text {OUT }}$ delay from clock rises (Hi-Z to H or L) |  | 1.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {SUE }}$ | $\mathrm{HV}_{\text {OUt }}$ delay from Output Enable falls |  | 600 | ns | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{HC}}$ | $\mathrm{HV}_{\text {OUT }}$ delay from clock rises ( H or L to $\mathrm{Hi}-\mathrm{Z}$ ) |  | 2.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{HE}}$ | $\mathrm{HV}_{\text {OUT }}$ delay from Output Enable rises |  | 600 | ns | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {DHL }}{ }^{\text {* }}$ | Delay time clock to data output falls |  | 250 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DLH}}{ }^{*}$ | Delay time clock to data output rises |  | 250 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {ONF }}$ | HV ${ }_{\text {OUT }}$ fall time |  | 2.0 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {ONR }}$ | $\mathrm{HV}_{\text {Out }}$ rise time |  | 2.0 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {POW }}$ | $\overline{\text { POL }}$ pulse width | 3.0 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {OEW }}$ | Output Enable pulse width | 3.0 |  | $\mu \mathrm{s}$ |  |
|  | Slew rate, $\mathrm{V}_{\text {PP }}$ or GND |  | 45 | V/us | One active output driving 4.7nF load |

[^1]Recommended Operating Conditions

| Symbol | Parameter |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage |  | 4.5 | 5.5 | V |
| $V_{\text {PP }}$ | High voltage supply ${ }^{\dagger}$ |  | 0 | 240 | V |
| $\mathrm{V}_{1 H}$ | High-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0 | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency |  |  | 3 | MHz |
| $\mathrm{I}_{0}$ | High voltage output current |  |  | $\pm 70$ | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | Plastic | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Ceramic | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OD}}$ | Allowable pulse current through output diode |  |  | $\pm 300$ | mA |

## Notes:

$\dagger$ Output will not switch at $\mathrm{V}_{\mathrm{PP}}=0 \mathrm{~V}$.
Power-up sequence should be the following:

1. Connect ground.
2. Apply $V_{D D}$.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply $\mathrm{V}_{\mathrm{Pp}}$.
5. The $\mathrm{V}_{\mathrm{PP}}$ should not drop below $\mathrm{V}_{\mathrm{DD}}$ or float during operation.

Power-down sequence should be the reverse of the above.

## Input and Output Equivalent Circuits

(Logic)

## Switching Waveforms



## Functional Block Diagram



Function Table

| I/O Relations | Inputs |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLK | DIR | S/R Data | $\overline{\text { POL }}$ | $\overline{\mathrm{OE}}$ |  |
| O/P HIGH | X | X | H | H | L | H |
| O/P OFF | X | X | L | X | L | $\mathrm{HIGH}-\mathrm{Z}$ |
| O/P LOW | X | X | H | L | L | L |
| O/P OFF | X | X | X | X | H | All O/P HIGH-Z |

Notes:
$H=$ logic high level, $L=$ logic low level, $X=$ irrelevant
Data input ( $\mathrm{DR}_{10}$ ) loaded on the low-to-high transistion of the clock.
Only one active output can be set at a time.

## Output Sequence Operation Table

| DIR | Shift | Data Reset In | Data Reset Out | HV $_{\text {OUT }} \#$ Sequence | Direction | Option (See pin-out on P. 12-158) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | $\mathrm{DR}_{\mathrm{IOB}}$ | $\mathrm{DR}_{\mathrm{IOA}}{ }^{1}$ | $40 \rightarrow 1$ | $\checkmark$ | A |
| H | L | $\mathrm{DR}_{\mathrm{IOA}}$ | $\mathrm{DR}_{\mathrm{IOB}}{ }^{2}$ | $1 \rightarrow 40$ | $\checkmark$ | A |
| L | H | $\mathrm{DR}_{\mathrm{IOB}}$ | $\mathrm{DR}_{\mathrm{IOA}}{ }^{1}$ | $20 \rightarrow 1 \rightarrow 40 \rightarrow 21$ | $\curvearrowright$ | B |
| H | H | $\mathrm{DR}_{\mathrm{IOA}}$ | $\mathrm{DR}_{\mathrm{IOB}}{ }^{2}$ | $21 \rightarrow 40 \rightarrow 1 \rightarrow 20$ | $\checkmark$ | B |

* Reference to package outline or chip layout drawing.

1. $\mathrm{DR}_{1 O A}$ is $\mathrm{DR}_{1 O B}$ delayed by 40 clock pulses.
2. $\mathrm{DR}_{1 O B}$ is $\mathrm{DR}_{1 O A}$ delayed by 40 clock pulses.

## Pin Configurations

HV72
Option A:

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{HV}_{\text {OUT }} 1 / 40$ | 33 | N/C |
| 2 | $\mathrm{HV}_{\text {OUT }} 2 / 39$ | 34 | $\mathrm{DR}_{10 \mathrm{OB}}$ |
| 3 | $\mathrm{HV}_{\text {OUT }} 3 / 38$ | 35 | $\overline{\mathrm{OE}}$ |
| 4 | $\mathrm{HV}_{\text {OUT }} 4 / 37$ | 36 | NC |
| 5 | $\mathrm{HV}_{\text {OUT }} 5 / 36$ | 37 | $\overline{\mathrm{POL}}$ |
| 6 | HV ${ }_{\text {OUT }} 6 / 35$ | 38 | N/C |
| 7 | $\mathrm{HV}_{\text {OUT }} 7 / 34$ | 39 | $V_{\text {D }}$ |
| 8 | $\mathrm{HV}_{\text {OUT }} 8 / 33$ | 40 | N/C |
| 9 | $\mathrm{HV}_{\text {OUT }} 9 / 32$ | 41 | GND (Logic) |
| 10 | HV OUT ${ }^{10 / 31}$ | 42 | GND (Power) |
| 11 | HV OUT $11 / 30$ | 43 | N/C |
| 12 | HV ${ }_{\text {OUT }} 12 / 29$ | 44 | $\mathrm{V}_{\text {PP }}$ |
| 13 | HV ${ }_{\text {OUT }} 13 / 28$ | 45 | $\mathrm{HV}_{\text {OUT }} 21 / 20$ |
| 14 | HV ${ }_{\text {OUT }} 14 / 27$ | 46 | HV ${ }_{\text {OUT }} 22 / 19$ |
| 15 | HV OUT $15 / 26$ | 47 | HV ${ }_{\text {OUT }} 23 / 18$ |
| 16 | HV ${ }_{\text {OUT }} 16 / 25$ | 48 | HV ${ }_{\text {OUT }} 24 / 17$ |
| 17 | HV ${ }_{\text {OUT }} 17 / 24$ | 49 | $\mathrm{HV}_{\text {OUT }} 25 / 16$ |
| 18 | HV ${ }_{\text {OUT }} 18 / 23$ | 50 | $\mathrm{HV}_{\text {OUT }} 26 / 15$ |
| 19 | HV ${ }_{\text {OUT }} 19 / 22$ | 51 | $\mathrm{HV}_{\text {OUT }} 27 / 14$ |
| 20 | HV ${ }_{\text {OUT }} 20 / 21$ | 52 | $\mathrm{HV}_{\text {OUT }} 28 / 13$ |
| 21 | $\mathrm{V}_{\text {PP }}$ | 53 | $\mathrm{HV}_{\text {OUT }}$ 29/12 |
| 22 | N/C | 54 | $\mathrm{HV}_{\text {OUT }} 30 / 11$ |
| 23 | GND (Power) | 55 | $\mathrm{HV}_{\text {OUT }} 31 / 10$ |
| 24 | GND (Logic) | 56 | $\mathrm{HV}_{\text {OUT }} 32 / 9$ |
| 25 | DIR | 57 | HV ${ }_{\text {OUT }} 33 / 8$ |
| 26 | $V_{D D}$ | 58 | HV ${ }_{\text {OUT }} 34 / 7$ |
| 27 | CLK | 59 | HV ${ }_{\text {OUT }} 35 / 6$ |
| 28 | N/C | 60 | HV ${ }_{\text {OUT }} 36 / 5$ |
| 29 | SHIFT | 61 | HV ${ }_{\text {OUT }} 37 / 4$ |
| 30 | N/C | 62 | HV ${ }_{\text {OUT }} 38 / 3$ |
| 31 | $\mathrm{DR}_{1 \mathrm{OA}}$ | 63 | $\mathrm{HV}_{\text {OUT }} 39 / 2$ |
| 32 | N/C | 64 | $\mathrm{HV}_{\text {OUT }} 40 / 1$ |

## Note:

Pin designation for DIR H/L, SHIFT = L.
Example: For DIR $=\mathrm{H}$, pin 1 is $\mathrm{HV}_{\text {OUT }} 1$. For DIR $=\mathrm{L}$, pin 1 is $\mathrm{HV}_{\text {OUT }} 40$.
Pins 65-80 are NC (ceramic only).

HV72
Option B:

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {OUT }}$ 20/21 | 33 | N/C |
| 2 | HV ${ }_{\text {OUT }} 19 / 22$ | 34 | $\mathrm{DR}_{1 \mathrm{IOB}}$ |
| 3 | HV ${ }_{\text {OUT }} 18 / 23$ | 35 | $\overline{\mathrm{OE}}$ |
| 4 | HV ${ }_{\text {OUT }} 17 / 24$ | 36 | N/C |
| 5 | HV ${ }_{\text {OUT }} 16 / 25$ | 37 | POL |
| 6 | HV ${ }_{\text {OUT }} 15 / 26$ | 38 | N/C |
| 7 | HV ${ }_{\text {OUT }} 14 / 27$ | 39 | $V_{\text {D }}$ |
| 8 | HV ${ }_{\text {OUT }} 13 / 28$ | 40 | N/C |
| 9 | HV ${ }_{\text {OUT }} 12 / 29$ | 41 | GND (Logic) |
| 10 | HV ${ }_{\text {OUT }} 11 / 30$ | 42 | GND (Power) |
| 11 | HV ${ }_{\text {OUT }} 10 / 31$ | 43 | N/C |
| 12 | $\mathrm{HV}_{\text {OUT }} 9 / 32$ | 44 | $\mathrm{V}_{\text {PP }}$ |
| 13 | $\mathrm{HV}_{\text {OUT }} 8 / 33$ | 45 | $\mathrm{HV}_{\text {OUT }} 40 / 1$ |
| 14 | HV ${ }_{\text {OUT }} 7 / 34$ | 46 | HV ${ }_{\text {OUT }} 39 / 2$ |
| 15 | HV ${ }_{\text {OUT }} 6 / 35$ | 47 | $\mathrm{HV}_{\text {OUT }} 38 / 3$ |
| 16 | $\mathrm{HV}_{\text {OUT }} 5 / 36$ | 48 | HV ${ }_{\text {OUT }} 37 / 4$ |
| 17 | HV ${ }_{\text {OUT }} 4 / 37$ | 49 | HV ${ }_{\text {OUT }} 36 / 5$ |
| 18 | $\mathrm{HV}_{\text {OUT }} 3 / 38$ | 50 | HV ${ }_{\text {OUT }} 35 / 6$ |
| 19 | $\mathrm{HV}_{\text {OUT }} 2 / 39$ | 51 | $\mathrm{HV}_{\text {OUT }} 34 / 7$ |
| 20 | HV ${ }_{\text {OUT }} 1 / 40$ | 52 | $\mathrm{HV}_{\text {OUT }} 33 / 8$ |
| 21 | $V_{\text {PP }}$ | 53 | $\mathrm{HV}_{\text {OUT }} 32 / 9$ |
| 22 | N/C | 54 | $\mathrm{HV}_{\text {Out }} 31 / 10$ |
| 23 | GND (Power) | 55 | $\mathrm{HV}_{\text {OUT }} 30 / 11$ |
| 24 | GND (Logic) | 56 | $\mathrm{HV}_{\text {OUT }} 29 / 12$ |
| 25 | DIR | 57 | $\mathrm{HV}_{\text {Out }} 28 / 13$ |
| 26 | $V_{\text {D }}$ | 58 | $\mathrm{HV}_{\text {OUT }} 27 / 14$ |
| 27 | CLK | 59 | $\mathrm{HV}_{\text {Out }} 26 / 15$ |
| 28 | N/C | 60 | $\mathrm{HV}_{\text {Out }} 25 / 16$ |
| 29 | SHIFT | 61 | $\mathrm{HV}_{\text {OUT }} 24 / 17$ |
| 30 | N/C | 62 | $\mathrm{HV}_{\text {OUT }} 23 / 18$ |
| 31 | $\mathrm{DR}_{1 \mathrm{OA}}$ | 63 | $\mathrm{HV}_{\text {OUT }} 22 / 19$ |
| 32 | N/C | 64 | $\mathrm{HV}_{\text {OUT }} 21 / 20$ |

## Note:

Pin designation for DIR L/H, SHIFT $=\mathrm{H}$.
Example: For DIR $=\mathrm{L}$, pin 1 is $\mathrm{HV}_{\text {OUT }} 20$. For $\operatorname{DIR}=\mathrm{H}$, pin 1 is $\mathrm{HV}_{\text {OUT }}{ }^{21}$.
Pins 65-80 are NC (ceramic only).

## Package Outline




[^0]:    02/96/022
    
    
    
    

[^1]:    * The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to $\mathrm{t}_{\text {wH. }}$. Therefore the delay is measured from the trailing edge of the clock.

