# 100 MHz, 80-Channel Serial To Parallel Converter With Push-Pull Outputs 

## Ordering Information

| Device | Package Options |  |
| :---: | :---: | :---: |
|  | 100 Lead Quad <br> Plastic Gullwing | Die |
|  | HV574PG | HV574X |

## Features

- Processed with HVCMOS ${ }^{\circledR}$ technology
- 5V CMOS logic
- Output voltages up to 80 V
- Low power level shifting
- 100MHz equivalent data rate using four dynamic shift registers
- Static latched data outputs
- Forward and reverse shifting options (DIR pin)
- Diode to $V_{P P}$ allows efficient power recovery
- Outputs may be hot switched
- Hi-Rel processing available


## Absolute Maximum Ratings

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}{ }^{1}$ | -0.5 V to +7.5 V |
| :--- | ---: |
| Output voltage, $\mathrm{V}_{\mathrm{PP}}{ }^{1}$ | -0.5 V to +90 V |
| Logic input levels ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Ground current ${ }^{2}$ | 1.5 A |
| Continuous total power dissipation ${ }^{3}$ | 1200 mW |
| Operating temperature range | -40 to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature $1.6 \mathrm{~mm}(1 / 16$ inch $)$ | $260^{\circ} \mathrm{C}$ |
| from case for 10 seconds |  |

## Notes:

1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to $85^{\circ} \mathrm{C}$ at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## General Description

The HV574 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for printer applications. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.
The device has 4 parallel 20-bit dynamic shift registers, permitting data rates 4 X the speed of one ( they are clocked together).

There are 80 static latches and control logic to perform the polarity select and blanking of the outputs. $\mathrm{HV}_{\text {out }} 1$ is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to $\mathrm{V}_{\mathrm{DD}}$. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ( $\mathrm{HV}_{\text {OUT }} 80$ ). Operation of the shift register is not affected by the $\overline{\mathrm{LE}}$ (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{\mathrm{LE}}$ (latch enable) input is high. The data in the latches is stored when LE is low.

[^0]Electrical Characteristics (over recommended commercial operating conditions unless noted) DC Characteristics

| Symbol | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 30 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \max \\ & \mathrm{f}_{\mathrm{CLK}}=25 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\text {PP }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current |  |  | 100 | $\mu \mathrm{A}$ | Outputs high |
|  |  |  |  | 100 | $\mu \mathrm{A}$ | Outputs low |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 100 | $\mu \mathrm{A}$ | All $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output | $\mathrm{HV}_{\text {OUT }}$ | $\mathrm{V}_{\text {PP }}-9 \mathrm{~V}$ |  | V | $\mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=80 \mathrm{~V}$ |
|  |  | Data out | $V_{\text {DD }}-0.5$ |  | V | $\mathrm{I}_{0}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ | Low-level output | $\mathrm{HV}_{\text {OUT }}$ |  | 3.75 | V | $\mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
|  |  | Data out |  | 0.5 | V | $\mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\text {H }}$ | High-level logic input current |  |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
| $1 / L$ | Low-level logic input current |  |  | -1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ |

AC Characteristics $\left(T_{A}=85^{\circ} \mathrm{C}\right.$ max. Logic signal inputs and Data inputs have $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leq 5 \mathrm{~ns}$ [10\% and $90 \%$ points] $)$

| Symbol | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | 0.001 | 25 | MHz | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |
|  |  | 0.001 | 20 |  | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{WL}}, \mathrm{t}_{\mathrm{WH}}$ | Clock width high or low | 20 |  | ns |  |
| $\mathrm{t}_{\text {su }}$ | Data set-up time before clock rises | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time after clock rises | 15 |  | ns |  |
| $\mathrm{t}_{\text {ON }}, \mathrm{t}_{\text {OFF }}$ | Time from latch enable to $\mathrm{HV}_{\text {OUT }}$ |  | 500 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to data high to low |  | 38 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to data low to high |  | 38 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\text {DLE }}{ }^{*}$ | Delay time clock to $\overline{\mathrm{LE}}$ low to high | 25 |  | ns |  |
| $\mathrm{t}_{\text {WLE }}$ | Width of $\overline{\mathrm{LE}}$ pulse | 25 |  | ns |  |
| $\mathrm{t}_{\text {SLE }}$ | $\overline{\mathrm{LE}}$ set-up time before clock rises | 0 |  | ns |  |
| tr, tf | Output rise/fall time |  | 1.0 | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=600 \mathrm{pF}, \\ & \mathrm{HV}_{\text {OUT }} \text { from } 0 \text { to } 60 \mathrm{~V} \end{aligned}$ |

${ }^{*} t_{\text {DLE }}$ is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

## Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Output voltage | 12 | 80 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | 0.5 | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock frequency per register | 0.001 | 25 | MHz |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

[^1]Input and Output Equivalent Circuits


## Switching Waveforms



Functional Block Diagram


Function Table

| Function | Inputs |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data | CLK | $\overline{\mathrm{LE}}$ | $\overline{\mathrm{BL}}$ | $\overline{\mathrm{POL}}$ | DIR | Shift Reg | HV Outputs | Data Out |
| All O/P High | X | X | X | L | L | X |  | H |  |
| All O/P Low | X | X | X | L | H | X |  | L |  |
| O/P Normal | X | X | X | H | H | X |  | No inversion |  |
| O/P Inverted | X | X | X | H | L | X |  | Inversion |  |
| Data Falls <br> Through <br> (Latches <br> Transparent) | L | $\uparrow$ | H | H | H | X | L | L |  |
|  | H | $\uparrow$ | H | H | H | X | H | H |  |
|  | L | $\uparrow$ | H | H | L | X | L | H |  |
|  | H | $\uparrow$ | H | H | L | X | H | L |  |
| Data Stored/ Latches Loaded | X | X | L | H | H | X | * | Stored Data |  |
|  | X | X | L | H | L | X | * | Inversion of Stored Data |  |
| I/O Relation | $\mathrm{D}_{1 \mathrm{~N}} \mathrm{X}$ | $\uparrow$ | H | H | H | H | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}+1}$ | New H or L | $\mathrm{D}_{\text {OUT }} \mathrm{X}$ |
|  | $\mathrm{D}_{1 \times} \mathrm{X}$ | $\uparrow$ | L | H | H | H | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}+1}$ | Previous H or L | $\mathrm{D}_{\text {OUT }} \mathrm{X}$ |
|  | $\mathrm{D}_{\text {OUT }} \mathrm{X}$ | $\uparrow$ | L | H | H | L | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}-1}$ | Previous H or L | $\mathrm{D}_{1 \times} \mathrm{X}$ |
|  | $\mathrm{D}_{\text {OUT }} \mathrm{X}$ | $\uparrow$ | H | H | H | L | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}-1}$ | New H or L | $\mathrm{D}_{\text {IN }} \mathrm{X}$ |

Notes: * $=$ dependent on previous stage's state. See Pin configuration for $D_{I N}$ and $D_{\text {OUT }}$ pin designation for CW and CCW shift.

## Pin Configuration

## Package Outlines

## 100-Pin PG Package

| Pin | Function | Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{HV}_{\text {OUT }} 30$ | 26 | HV ${ }_{\text {OUT }} 5$ | 51 | $\mathrm{HV}_{\text {OUT }} 80$ |
| 2 | $\mathrm{HV}_{\text {OUT }} 29$ | 27 | HV ${ }_{\text {OUT }} 4$ | 52 | $\mathrm{HV}_{\text {OUT }} 79$ |
| 3 | $\mathrm{HV}_{\text {OUT }} 28$ | 28 | $\mathrm{HV}_{\text {OUT }}{ }^{3}$ | 53 | $\mathrm{HV}_{\text {OUT }} 78$ |
| 4 | $\mathrm{HV}_{\text {OUT }} 27$ | 29 | $\mathrm{HV}_{\text {OUT }}{ }^{2}$ | 54 | $\mathrm{HV}_{\text {OUT }} 77$ |
| 5 | $\mathrm{HV}_{\text {Out }} 26$ | 30 | HV ${ }_{\text {OUT }}{ }^{1}$ | 55 | $\mathrm{HV}_{\text {OUT }} 76$ |
| 6 | $\mathrm{HV}_{\text {OUT }} 25$ | 31 | N/C | 56 | $\mathrm{HV}_{\text {OUT }} 75$ |
| 7 | $\mathrm{HV}_{\text {OUT }} 24$ | 32 | $V_{P P}$ | 57 | $\mathrm{HV}_{\text {OUT }} 74$ |
| 8 | $\mathrm{HV}_{\text {OUT }} 23$ | 33 | HVGND | 58 | $\mathrm{HV}_{\text {OUT }} 73$ |
| 9 | $\mathrm{HV}_{\text {Out }} 22$ | 34 | $\mathrm{D}_{\text {IN }} \mathrm{A}$ | 59 | $\mathrm{HV}_{\text {OUT }} 72$ |
| 10 | $\mathrm{HV}_{\text {OUT }} 21$ | 35 | $\mathrm{D}_{\text {IN }} \mathrm{B}$ | 60 | $\mathrm{HV}_{\text {OUT }} 71$ |
| 11 | $\mathrm{HV}_{\text {OUT }} 20$ | 36 | $\mathrm{D}_{\text {IN }} \mathrm{C}$ | 61 | $\mathrm{HV}_{\text {OUT }} 70$ |
| 12 | $\mathrm{HV}_{\text {OUT }} 19$ | 37 | $\mathrm{D}_{\text {IN }} \mathrm{D}$ | 62 | $\mathrm{HV}_{\text {OUT }} 69$ |
| 13 | $\mathrm{HV}_{\text {OUT }} 18$ | 38 | $\mathrm{V}_{\mathrm{DD}}$ | 63 | $\mathrm{HV}_{\text {OUT }} 68$ |
| 14 | $\mathrm{HV}_{\text {OUT }} 17$ | 39 | $\overline{\mathrm{POL}}$ | 64 | $\mathrm{HV}_{\text {OUT }} 67$ |
| 15 | $\mathrm{HV}_{\text {Out }} 16$ | 40 | LE | 65 | $\mathrm{HV}_{\text {OUT } 66}$ |
| 16 | $\mathrm{HV}_{\text {OUT }} 15$ | 41 | CLK | 66 | $\mathrm{HV}_{\text {OUT }} 65$ |
| 17 | HV ${ }_{\text {OUT }} 14$ | 42 | DIR | 67 | $\mathrm{HV}_{\text {OUT }} 64$ |
| 18 | $\mathrm{HV}_{\text {OUT }} 13$ | 43 | BL | 68 | $\mathrm{HV}_{\text {OUT }} 63$ |
| 19 | $\mathrm{HV}_{\text {OUT }} 12$ | 44 | GND | 69 | $\mathrm{HV}_{\text {OUT }} 62$ |
| 20 | HV ${ }_{\text {OUT }} 11$ | 45 | $\mathrm{D}_{\text {OUT }} \mathrm{D}$ | 70 | $\mathrm{HV}_{\text {OUT }} 61$ |
| 21 | HV ${ }_{\text {OUT }} 10$ | 46 | $\mathrm{D}_{\text {Out }} \mathrm{C}$ | 71 | $\mathrm{HV}_{\text {Out }} 60$ |
| 22 | $\mathrm{HV}_{\text {OUT }} 9$ | 47 | $\mathrm{D}_{\text {Out }} \mathrm{B}$ | 72 | $\mathrm{HV}_{\text {OUT }} 59$ |
| 23 | $\mathrm{HV}_{\text {OUT }} 8$ | 48 | $\mathrm{D}_{\text {OUT }} \mathrm{A}$ | 73 | $\mathrm{HV}_{\text {OUT }} 58$ |
| 24 | $\mathrm{HV}_{\text {OUT }} 7$ | 49 | HVGND | 74 | $\mathrm{HV}_{\text {OuT }} 57$ |
| 25 | $\mathrm{HV}_{\text {OUT }} 6$ | 50 | $V_{P P}$ | 75 | $\mathrm{HV}_{\text {OUT }} 56$ |




[^0]:    11/12/01

[^1]:    Notes: Power-up sequence should be the following:

    1. Connect ground.
    2. Apply $\mathrm{V}_{\mathrm{DD}}$.
    3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
    4. Apply $\mathrm{V}_{\mathrm{PP}}$.
    5. The $\mathrm{V}_{\mathrm{PP}}$ should not drop below $\mathrm{V}_{\mathrm{DD}}$ or float during operation.

    Power-down sequence should be the reverse of the above.
    The $\mathrm{V}_{\mathrm{PP}}$ should not drop below $\mathrm{V}_{\mathrm{DD}}$ during operation.

