## Features

- Low Power Standby $\qquad$ $50 \mu \mathrm{~W}$ Max
- Low Power Operation $\qquad$ 20mW/MHz Max
- Fast Access Time 200ns Max
- Data Retention .at 2.0V Min
- TTL Compatible Input/Output
- High Output Drive - 1 TTL Load
- On-Chip Address Registers
- Common Data In/Out
- Three-State Output
- Easy Microprocessor Interfacing


## Description

The HM-6561 is a $256 \times 4$ static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On-chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays. The data inputs and outputs are multiplexed internally for common I/O bus compatibility.

The HM-6561 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Ordering Information

| PACKAGE | TEMPERATURE RANGE | 220ns | 300ns | PKG. NO. |
| :--- | :---: | :---: | :---: | :---: |
| CERDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | HM1-6561B-9 | HM1-6561-9 | F18.3 |

## Pinout



| PIN | DESCRIPTION |
| :---: | :--- |
| $A$ | Address Input |
| $\bar{E}$ | Chip Enable |
| $\bar{W}$ | Write Enable |
| $\bar{S}$ | Chip Select |
| DQ | Data In/Out |

Functional Diagram


NOTES:

1. All lines positive logic-active high.
2. Three-state Buffers: A high $\rightarrow$ output active.
3. Data Latches: $L$ high $\rightarrow Q=D$ and $Q$ latches on falling edge of $L$.
4. Address Latches and Gated Decoders: Latch on falling edge of $\bar{E}$ and gate on falling edge of $\bar{E}$.

## Absolute Maximum Ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0 V
Input or Output Voltage . . . . . . . . . . . . . . . . . . . . . . . . . Class 1

## Thermal Information

| Thermal Resistance | ${ }^{\text {JA }}$ | $\theta_{\mathrm{Jc}}$ |
| :---: | :---: | :---: |
| CERDIP Package | $74^{\circ} \mathrm{C} / \mathrm{W}$ | $18^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Storage Temperature Range . . . . . . . . $6.65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Maximum Junction Temperature. |  | $+175^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering |  | $+300^{\circ} \mathrm{C}$ |

## Die Characteristics

Gate Count . 1944 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Operating Conditions

Operating Voltage Range +4.5 V to +5.5 V Operating Temperature Range HM-6561B-9, HM6561-9 .
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

DC Electrical Specifications $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (HM-6561B-9, HM-6561-9)

| SYMBOL | PARAMETER | LIMITS |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |  |
| ICCSB | Standby Supply Current | - | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{IO}=0 \mathrm{~mA}, \mathrm{VI}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |
| ICCOP | Operating Supply Current (Note 1) | - | 4 | mA | $\begin{aligned} & \overline{\mathrm{E}}=1 \mathrm{MHz}, \mathrm{IO}=0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{VI}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \overline{\mathrm{~W}}=\mathrm{GND} \end{aligned}$ |
| ICCDR | Data Retention Supply Current | - | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \mathrm{IO}=0 \mathrm{~mA}, \mathrm{VI}=\mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND}, \mathrm{E}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| VCCDR | Data Retention Supply Voltage | 2.0 | - | V |  |
| 11 | Input Leakage Current | -1.0 | +1.0 | $\mu \mathrm{A}$ | $\mathrm{VI}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |
| IIOZ | Input/Output Leakage Current | -1.0 | +1.0 | $\mu \mathrm{A}$ | $\mathrm{VIO}=\mathrm{V}_{\mathrm{CC}}$ or GND, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |
| VIL | Input Low Voltage | -0.3 | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |
| VIH | Input High Voltage | $\mathrm{V}_{\text {CC }}-2.0$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |
| VOL | Output Low Voltage | - | 0.4 | V | $\mathrm{IO}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |
| VOH | Output High Voltage | 2.4 | - | V | $\mathrm{IO}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |

Capacitance $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAX | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| CI | Input Capacitance (Note 2) | 6 | pF | $\mathrm{f}=1 \mathrm{MHz}$, All measurements are |
| referenced to device GND |  |  |  |  |
| CIO | Input/Output Capacitance (Note 2) | 10 | pF |  |

NOTES:

1. Typical derating $1.5 \mathrm{~mA} / \mathrm{MHz}$ increase in ICCOP.
2. Tested at initial design and after major design changes.

HM-6561

AC Electrical Specifications $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}(\mathrm{HM}-6561 \mathrm{~B}-9, \mathrm{HM}-6561-9)$

| SYMBOL | PARAMETER | LIMITS |  |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HM-6561B-9 |  | HM-6561-9 |  |  |  |
|  |  | MIN | MAX | MIN | MAX |  |  |
| (1) TELQV | Chip Enable Access Time | - | 220 | - | 300 | ns | (Notes 1, 3) |
| (2) TAVQV | Address Access Time | - | 220 | - | 300 | ns | (Notes 1, 3, 4) |
| (3) TSLQX | Chip Select Output Enable Time | 5 | 120 | 5 | 150 | ns | (Notes 2, 3) |
| (4) TSHQZ | Chip Select Output Disable Time | - | 120 | - | 150 | ns | (Notes 2, 3) |
| (5) TELEH | Chip Enable Pulse Negative Width | 220 | - | 300 | - | ns | (Notes 1, 3) |
| (6) TEHEL | Chip Enable Pulse Positive Width | 100 | - | 100 | - | ns | (Notes 1, 3) |
| (7) TAVEL | Address Setup Time | 0 | - | 0 | - | ns | (Notes 1, 3) |
| (8) TELAX | Address Hold Time | 40 | - | 50 | - | ns | (Notes 1, 3) |
| (9) TDVWH | Data Setup Time | 100 | - | 150 | - | ns | (Notes 1, 3) |
| (10) TWHDX | Data Hold Time | 0 | - | 0 | - | ns | (Notes 1, 3) |
| (11) TWLDV | Write Data Delay Time | 20 | - | 30 | - | ns | (Notes 1, 3) |
| (12) TWLSH | Chip Select Write Pulse Setup Time | 120 | - | 180 | - | ns | (Notes 1, 3) |
| (13) TWLEH | Chip Enable Write Pulse Setup Time | 120 | - | 180 | - | ns | (Notes 1, 3) |
| (14) TSLWH | Chip Select Write Pulse Hold Time | 120 | - | 180 | - | ns | (Notes 1, 3) |
| (15) TELWH | Chip Enable Write Pulse Hold Time | 120 | - | 180 | - | ns | (Notes 1, 3) |
| (16) TWLWH | Write Enable Pulse Width | 120 | - | 180 | - | ns | (Notes 1, 3) |
| (17) TELEL | Read or Write Cycle Time | 320 | - | 400 | - | ns | (Notes 1, 3) |

NOTES:

1. Input pulse levels: 0 to 3.0 V ; Input rise and fall times: 5 ns (max); Input and output timing reference level: 1.5 V ; Output load: 1 TTL gate equivalent, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}(\mathrm{min})$ - for $\mathrm{C}_{\mathrm{L}}$ greater than 50 pF , access time is derated by 0.15 ns per pF .
2. Tested at initial design and after major design changes.
3. $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ and 5.5 V .
4. $T A V Q V=T E L Q V+T A V E L$.

## Timing Waveforms



FIGURE 1. READ CYCLE

TRUTH TABLE

| TIME REFERENCE | INPUTS |  |  |  | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{E}$ | S1 | W | A | DQ |  |
| -1 | H | H | X | X | Z | Memory Disabled |
| 0 | $\checkmark$ | X | H | V | Z | Cycle Begins, Addresses are Latched |
| 1 | L | L | H | X | X | Output Enabled |
| 2 | L | L | H | X | V | Output Valid |
| 3 | $\pi$ | L | H | X | V | Output Latched |
| 4 | H | H | X | X | Z | Device Disabled, Prepare for Next Cycle (Same as -1) |
| 5 | $\pm$ | X | H | V | Z | Cycle Ends, Next Cycle Begins (Same as 0) |

NOTE:

1. Device selected only if both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ are low, and deselected if either $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ are high.

The HM-6561 Read Cycle is initiated on the falling edge of $\overline{\mathrm{E}}$. This signal latches the input address word into on-chip registers. Minimum address setup and hold times must be met. After the required hold time, the address lines may change state without affecting device operation. In order to read the output data $\overline{\mathrm{E}}, \overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ must be low and $\bar{W}$ must be high. The output data will be valid at access time (TELQV).

The HM-6561 has output data latches that are controlled by $\bar{E}$. On the rising edge of $\bar{E}$ the present data is latched and remains latched until $\overline{\mathrm{E}}$ falls. Either or both $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$
may be used to force the output buffers into a high impedance state.

## Timing Waveforms (Continued)



FIGURE 2. WRITE CYCLE
TRUTH TABLE

| TIME REFERENCE | INPUTS |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{E}}$ | $\overline{\text { S1 }}$ | $\overline{\text { w }}$ | A | DQ |  |
| -1 | H | H | X | X | X | Memory Disabled |
| 0 | 7 | X | X | V | X | Cycle Begins, Addresses are Latched |
| 1 | L | L | L | X | X | Write Period Begins |
| 2 | L | L | $\checkmark$ | X | V | Data In is Written |
| 3 | $\checkmark$ | X | H | X | X | Write is Completed |
| 4 | H | H | X | X | X | Prepare for Next Cycle (Same as -1) |
| 5 | 7 | X | X | V | X | Cycle Ends, Next Cycle Begins (Same as 0) |

NOTE:

1. Device selected only if both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ are low, and deselected if either $\overline{\mathrm{S} 1}$ or $\overline{\mathrm{S} 2}$ are high.

The write cycle begins with the $\overline{\mathrm{E}}$ falling edge latching the address. The write portion of the cycle is defined by $\overline{\mathrm{E}}, \overline{\mathrm{S} 1}$, $\overline{\mathrm{S} 2}$ and $\overline{\mathrm{W}}$ all being low simultaneously. The write portion of the cycle is terminated by the first rising edge of any control line, $\overline{\mathrm{E}}, \overline{\mathrm{S} 1}, \overline{\mathrm{~S} 2}$ or $\overline{\mathrm{W}}$. The data setup and data hold times (TDVWH and TWHDX) must be referenced to the terminating signal. For example, if $\overline{\mathrm{S} 2}$ rises first, data setup and hold times become TDVS2H and TS2HDX; and are numerically equal to TDVWH and TWHDX.
Data input/output multiplexing is controlled by $\overline{\mathrm{W}}$. Care must be taken to avoid data bus conflicts, where the RAM outputs
become enabled when another device is driving the data inputs. The following two examples illustrate the timing required to avoid bus conflicts.

## Case 1: Both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ Fall Before $\overline{\mathrm{W}}$ Falls.

If both selects fall before $\bar{W}$ falls, the RAM outputs will become enabled. $\bar{W}$ is used to disable the outputs, so a disable time (TWLQZ = TWLDV) must pass before any other device can begin to drive the data inputs. This method of operation requires a wider write pulse, because TWLDV + TDVWH is greater than TWLWH. In this case TWLSL +

TSHWH are meaningless and can be ignored.
Case 2: $\overline{\mathrm{W}}$ Falls Before Both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}$ Fall.
If one or both selects are high until W falls, the outputs are guaranteed not to enable at the beginning of the cycle. This eliminates the concern for data bus conflicts and simplifies data input timing. Data input may be applied as early as convenient, and TWLDV is ignored. Since $\bar{W}$ is not used to disable the outputs it can be shorter than in Case 1; TWLWH is the minimum write pulse. At the end of the write period, if $\bar{W}$ rises before either select, the outputs will enable, reading data just written. They will not disable until either select goes high (TSHQZ).

|  | IF | OBSERVE | IGNORE |
| :--- | :--- | :---: | :---: |
| CASE 1 | Both $\overline{\mathrm{S} 1}$ and $\overline{\mathrm{S} 2}=$ Low <br> Before $\overline{\mathrm{W}}=$ Low | TWLQZ <br> TWLDV <br> TDVWH | TWLWH |
| CASE 2 | $\overline{\mathrm{W}}=$ Low Before Both <br> S 1 and $\overline{\mathrm{S} 2}=$ Low | TWLWH <br> TDVWH | TWLQZ <br> TWLDV |

If a series of consecutive write cycles are to be performed, W may remain low until all desired locations are written. This is an extension of Case 2.

Read-Modify-Write cycles and Read-Write-Read cycles can be performed (extension of Case 1). In fact data may be modified as many times as desired with $\overline{\mathrm{E}}$ remaining low.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
7585 Irvine Center Drive
Suite 100
Irvine, CA 92618
TEL: (949) 341-7000
FAX: (949) 341-7123

EUROPE
Intersil Europe Sarl
Ave. William Graisse, 3
1006 Lausanne
Switzerland
TEL: +41 216140560
FAX: +41 216140579

## ASIA

Intersil Corporation
Unit 1804 18/F Guangdong Water Building 83 Austin Road
TST, Kowloon Hong Kong
TEL: +852 27236339
FAX: +852 27301433

