## 8-Mbit (512K x 16) Static RAM

## Features

■ Very high speed: 55 ns
■ Wide voltage range: $1.65 \mathrm{~V}-2.25 \mathrm{~V}$
■ Pin compatible with CY62157DV18 and CY62157DV20

- Ultra low standby power
a Typical Standby current: $2 \mu \mathrm{~A}$
$\square$ Maximum Standby current: $8 \mu \mathrm{~A}$
- Ultra low active power
a Typical active current: 1.8 mA at $\mathrm{f}=1 \mathrm{MHz}$
■ Easy memory expansion with $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$ and $\overline{\mathrm{OE}}$ features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
■ Available in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package


## Functional Description

The CY62157EV18 is a high performance CMOS static RAM organized as 512 K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life ${ }^{\mathrm{TM}}\left(\mathrm{MoBL}^{\circledR}\right)$ in portable applications such as cellular telephones. The device also has an
automatic power down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\mathrm{CE}_{1}} \mathrm{HIGH}$ or $\mathrm{CE}_{2}$ LOW or both BHE and BLE are HIGH). The input and output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$ ) are placed in a high impedance state when:
■ Deselected ( $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ or $\mathrm{CE}_{2}$ LOW)

- Outputs are disabled ( $\overline{\mathrm{OE}}$ HIGH)

■ Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or
$\square$ Write operation is active ( $\overline{C E}_{1} \mathrm{LOW}, \mathrm{CE}_{2} \mathrm{HIGH}$ and $\overline{\mathrm{WE}} \mathrm{LOW}$ ). Write to the device by taking Chip Enables ( $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2}$ HIGH) and Write Enable ( $\overline{\mathrm{WE}}$ ) input LOW. If Byte Low Enable (BLE) is LOW, then data from $\mathrm{I} / \mathrm{O}$ pins $\left(\mathrm{I} / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{7}\right)$, is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ). If Byte High Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from I/O pins $\left(I / O_{8}\right.$ through $\left.I / O_{15}\right)$ is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ).
Read from the device by taking Chip Enables ( $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2} \mathrm{HIGH}$ ) and Output Enable (OE) LOW while forcing the Write Enable ( $\overline{\mathrm{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\mathrm{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on $\mathrm{I} / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{7}$. If Byte High Enable (BHE) is LOW, then data from memory appears on $\mathrm{I} / \mathrm{O}_{8}$ to $\mathrm{I} / \mathrm{O}_{15}$. See the "Truth Table" on page 11 for a complete description of read and write modes.

## Product Portfolio

| Product | Vcc Range (V) |  |  | Speed (ns) | Power Dissipation |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Operating $\mathrm{I}_{\mathrm{CC}}$, (mA) | Standby, $\mathrm{I}_{\text {SB2 }}(\mu \mathrm{A})$ |  |
|  |  |  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | $\mathrm{f}=\mathrm{f}_{\text {max }}$ |  |
|  | Min | Typ ${ }^{1]}$ | Max |  |  | Typ ${ }^{[1]}$ | Max | Typ ${ }^{[1]}$ | Max | Typ ${ }^{1]}$ | Max |
| CY62157EV18 | 1.65 | 1.8 | 2.25 |  | 55 | 1.8 | 3 | 18 | 25 | 2 | 8 |

[^0]CY62157EV18 MoBL ${ }^{\circledR}$

## Logic Block Diagram



## Contents

Pin Configuration ..... 4
Maximum Ratings ..... 5
Operating Range ..... 5
Electrical Characteristics ..... 5
Capacitance ..... 5
Thermal Resistance ..... 6
AC Test Loads and Waveforms ..... 6
Data Retention Characteristics ..... 6
Data Retention Waveform ..... 6
Switching Characteristics ..... 7
Switching Waveforms ..... 8
Truth Table ..... 11
Ordering Information ..... 12
Ordering Code Definitions ..... 12
Package Diagrams ..... 13
Acronyms ..... 14
Document Conventions ..... 14
Units of Measure ..... 14
Document History ..... 15
Sales, Solutions, and Legal Information ..... 16
Worldwide Sales and Design Support ..... 16
Products ..... 16
PSoC Solutions ..... 16

## Pin Configuration ${ }^{[2]}$



Note
2. NC pins are not connected on the die.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential $\qquad$ . -0.2 V to $2.45 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CCmax}}+0.2 \mathrm{~V}\right)$

DC voltage applied to outputs
in High-Z state ${ }^{[3,4]}$ $\qquad$ -0.2 V to $2.45 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CCmax}}+0.2 \mathrm{~V}\right)$

DC input voltage ${ }^{[3,4]} \ldots \ldots . .-0.2 \mathrm{~V}$ to $2.45 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CCmax}}+0.2 \mathrm{~V}\right)$ Output current into outputs (LOW) ............................. 20 mA Static discharge voltage ......................................... > 2001 V (in accordance with MIL-STD-883, Method 3015) Latch-up current $\qquad$ $>200 \mathrm{~mA}$

## Operating Range

| Device | Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}{ }^{[5]}$ |
| :---: | :---: | :---: | :---: |
| CY62157EV18LL | Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.65 V to 2.25 V |

Electrical Characteristics (Over the Operating Range)

| Parameter | Description | Test Conditions |  | 55 ns |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{[6]}$ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | 1.4 | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW voltage | $\mathrm{l}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | - | - | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 2.25 V |  | 1.4 | - | $\mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 2.25 V |  | -0.2 | - | 0.4 | V |
| $\mathrm{IIX}^{\text {I }}$ | Input leakage current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output leakage current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, output disabled |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\text {CC }}$ operating supply current | $\mathrm{f}=\mathrm{f}_{\text {max }}=1 / \mathrm{t}_{\mathrm{RC}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}= \\ & \mathrm{V}_{\mathrm{CC}(\text { max })} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \text { CMOS levels } \end{aligned}$ | - | 18 | 25 | mA |
|  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  | - | 1.8 | 3 | mA |
| $\mathrm{I}_{\mathrm{SB} 1}{ }^{[7]}$ | Automatic CE power down current-CMOS inputs | $\begin{aligned} & \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{CE}_{2} \leq 0.2 \mathrm{~V} \\ & \left.\mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}\right) \\ & \mathrm{f}=\mathrm{f}_{\max }(\text { address and data only }), \\ & \mathrm{f}=0\left(\overline{\mathrm{OE}, \overline{\mathrm{WE}}, \overline{\mathrm{BHE}} \text { and } \overline{\mathrm{BLE}}), \mathrm{V}_{\mathrm{CC}}=}\right. \\ & \mathrm{V}_{\mathrm{CC}(\max )} . \end{aligned}$ |  | - | 2 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}{ }^{[7]}$ | Automatic CE power down current-CMOS Inputs | $\begin{aligned} & \overline{C E}_{1} \geq V_{C C}-0.2 \mathrm{~V} \text { or } C E_{2} \leq 0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \\ & \mathrm{f}=0, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\max )} \end{aligned}$ |  | - | 2 | 8 | $\mu \mathrm{A}$ |

## Capacitance

| Parameter $^{[8]}$ | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\mathrm{typ})}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance |  | 10 | pF |

## Notes

3. $\mathrm{V}_{\mathrm{IL}(\min )}=-2.0 \mathrm{~V}$ for pulse durations less than 20 ns .
4. $\mathrm{V}_{\mathrm{IH}(\max )}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ for pulse durations less than 20 ns .
5. Full Device $A C$ operation assumes a $100 \mu \mathrm{~s}$ ramp time from 0 to $\mathrm{V}_{C C}(\mathrm{~min})$ and $200 \mu \mathrm{~s}$ wait time after $\mathrm{V}_{C C}$ stabilization.
6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}\left(\mathrm{typ}\right.$ ), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
7. Chip enable $(\overline{\mathrm{CE}})$ and byte enables ( $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{BLE}}$ ) need to be tied to CMOS levels to meet the $\mathrm{I}_{\mathrm{SB} 1} / I_{\mathrm{SB} 2} / I_{\mathrm{CCDR}}$ Spec. Other inputs can be left floating.
8. Tested initially and after any design or process changes that may affect these parameters.

## Thermal Resistance

| Parameter ${ }^{[9]}$ | Description | Test Conditions | BGA | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (Junction to ambient) | Still air, soldered on a 3 $\times 4.5$ inch, <br> two-layer printed circuit board | 72 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{JC}}$ | Thermal resistance <br> (Junction to case) |  | 8.86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT


| Parameters | Value | Unit |
| :---: | :---: | :---: |
| R1 | 13500 | $\Omega$ |
| R2 | 10800 | $\Omega$ |
| $\mathrm{R}_{\text {TH }}$ | 6000 | $\Omega$ |
| $\mathrm{~V}_{\text {TH }}$ | 0.80 | V |

Data Retention Characteristics (Over the Operating Range)

| Parameter | Description | Conditions | Min | Typ $^{[10]}$ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data retention |  | 1.0 | - | - | V |
| $\mathrm{I}_{\mathrm{CCDR}}{ }^{[11]}$ | Data retention current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$, <br> $\mathrm{CE}_{2} \leq 0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ | - | 1 | 3 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[9]}$ | Chip deselect to data retention time |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[12]}$ | Operation recovery time | 55 | - | - | ns |  |

## Data Retention Waveform ${ }^{[13]}$



## Notes

9. Tested initially and after any design or process changes that may affect these parameters.
10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{C C}=V_{C C(t y p)}, T_{A}=25^{\circ} \mathrm{C}$
11. Chip enable ( $\overline{\mathrm{CE}})$ and byte enables ( $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{BLE}}$ ) need to be tied to CMOS levels to meet the $\mathrm{I}_{\mathrm{SB} 1} / I_{\mathrm{SB} 2} / \mathrm{I}_{\mathrm{CCDR}} \mathrm{Spec}$. Other inputs can be left floating
12. Full device operation requires linear $V_{C C}$ ramp from $V_{D R}$ to $V_{C C(m i n)} \geq 100 \mu \mathrm{~s}$ or stable at $V_{C C(m i n)} \geq 100 \mu \mathrm{~s}$.
13. $\overline{\mathrm{BHE}} \cdot \overline{\mathrm{BLE}}$ is the AND of both $\overline{\mathrm{BHE}}$ and BLE. Deselect the chip by either disabling chip enable signals or by disabling both $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{BLE}}$.

## Switching Characteristics (Over the Operating Range)

| Parameter ${ }^{[14,15]}$ | Description | 55 ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 55 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 55 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data hold from address change | 10 | - | ns |
| $\mathrm{t}_{\mathrm{ACE}}$ | $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2} \mathrm{HIGH}$ to data valid | - | 55 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to data valid | - | 25 | ns |
| tizoe | $\overline{\mathrm{OE}}$ LOW to Low-Z ${ }^{[16]}$ | 5 | - | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High-Z [16, 17] | - | 18 | ns |
| tzzCE | $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2}$ HIGH to Low-Z ${ }^{[16]}$ | 10 | - | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH and $\mathrm{CE}_{2}$ LOW to High-Z ${ }^{\text {[16, 17] }}$ | - | 18 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2} \mathrm{HIGH}$ to power up | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH}$ and $\mathrm{CE}_{2}$ LOW to power down | - | 55 | ns |
| $\mathrm{t}_{\text {DBE }}$ | $\overline{\mathrm{BLE}} / \overline{\mathrm{BHE}}$ LOW to data valid | - | 55 | ns |
| $\mathrm{t}_{\text {LZBE }}{ }^{\text {[18] }}$ | $\overline{\mathrm{BLE}} / \overline{\mathrm{BHE}}$ LOW to Low-Z ${ }^{\text {[16] }}$ | 10 | - | ns |
| $\mathrm{t}_{\text {Hzbe }}$ | $\overline{\text { BLE }} / \overline{\text { BHE }}$ HIGH to High-Z ${ }^{[16,17]}$ | - | 18 | ns |


| Write Cycle ${ }^{[19]}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wc }}$ | Write cycle time | 45 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2}$ HIGH to write end | 35 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address setup to write end | 35 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 0 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Address setup to write start | 0 | - | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE pulse width }}$ | 35 | - | ns |
| $\mathrm{t}_{\text {BW }}$ | $\overline{\mathrm{BLE}} / \overline{\mathrm{BHE}} \mathrm{LOW}$ to write end | 35 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 25 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE L L }}$ LOW to High-Z ${ }^{\text {[16, 17] }}$ | - | 18 | ns |
| t LzWE | $\overline{\text { WE }}$ HIGH to Low-Z ${ }^{\text {[16] }}$ | 10 | - | ns |

[^1]CY62157EV18 MoBL ${ }^{\circledR}$

## Switching Waveforms

Figure 1. Read Cycle 1 (Address Transition Controlled) [20, 21]


Figure 2. Read Cycle $2\left(\overline{\mathrm{OE}}\right.$ Controlled) ${ }^{[21,22]}$


[^2]Switching Waveforms (continued)
Figure 3. Write Cycle 1 ( $\overline{\mathrm{WE}}$ Controlled) ${ }^{[23,24,25]}$


Figure 4. Write Cycle $2\left(\overline{\mathrm{CE}}_{1}\right.$ or $\mathrm{CE}_{2}$ Controlled) ${ }^{[23,24,25]}$


## Notes

23. The internal write time of the memory is defined by the overlap of $\overline{W E}, \overline{C E}=\mathrm{V}_{I L}, \overline{B H E}$ and/or $\overline{B L E}=\mathrm{V}_{I L}$, and $C_{2}=\mathrm{V}_{I H}$. All signals must be $A C T I V E$ to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
24. Data $I / O$ is high impedance if $\overline{O E}=V_{I H}$.
25. If $\mathrm{CE}_{1}$ goes HIGH and $C E_{2}$ goes LOW simultaneously with $\mathrm{WE}=\mathrm{V}_{\mathrm{IH}}$, the output remains in a high impedance state.
26. During this period, the $\mathrm{I} / \mathrm{Os}$ are in output state and input signals must not be applied.

CY62157EV18 MoBL ${ }^{\circledR}$

Switching Waveforms (continued)
Figure 5. Write Cycle 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) ${ }^{[27]}$


Figure 6. Write Cycle $4\left(\overline{\mathrm{BHE}} / \overline{\mathrm{BLE}}\right.$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[27]}$


[^3]CY62157EV18 MoBL ${ }^{\circledR}$

## Truth Table

| $\overline{C E}_{1}$ | $\mathrm{CE}_{2}$ | WE | $\overline{\mathrm{OE}}$ | BHE | BLE | Inputs/Outputs | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | $\mathrm{X}^{[29]}$ | X | X | $\mathrm{X}^{[29]}$ | $X^{[29]}$ | High-Z | Deselect/Power down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| $\mathrm{X}^{[29]}$ | L | $x$ | $x$ | $\mathrm{X}^{[29]}$ | $\mathrm{X}^{[29]}$ | High-Z | Deselect/Power down | Standby ( $\mathrm{ISB}^{\text {) }}$ |
| $X^{[29]}$ | $\mathrm{X}^{[29]}$ | X | X | H | H | High-Z | Deselect/Power down | Standby ( $\mathrm{ISB}^{\text {) }}$ |
| L | H | H | L | L | L | Data out ( $\left.1 / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{15}\right)$ | Read | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | H | H | L | H | L | $\begin{aligned} & \text { Data out }\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}\right) ; \\ & \text { High-Z }\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}\right) \end{aligned}$ | Read | Active ( ICC ) |
| L | H | H | L | L | H | High-Z $\left(1 / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}\right)$; <br> Data out $\left(1 / \mathrm{O}_{8}-1 / \mathrm{O}_{15}\right)$ | Read | Active ( ICC ) |
| L | H | H | H | L | H | High-Z | Output disabled | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | H | H | H | H | L | High-Z | Output disabled | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | H | H | H | L | L | High-Z | Output disabled | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | H | L | X | L | L | Data in ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{15}$ ) | Write | Active (ICC) |
| L | H | L | X | H | L | $\begin{aligned} & \text { Data in }\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}\right) ; \\ & \text { High-Z }\left(\mathrm{I} / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}\right) \\ & \hline \end{aligned}$ | Write | Active ( ICC ) |
| L | H | L | X | L | H | High-Z $\left(1 / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}\right)$; <br> Data in $\left(1 / \mathrm{O}_{8}-1 / \mathrm{O}_{15}\right)$ | Write | Active ( ICC ) |

## Note

29. The ' $X$ ' (Don't care) state for the Chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 55 | CY62157EV18LL-55BVXI | $51-85150$ | 48-ball Very Fine Pitch Ball Grid Array (Pb-free) | Industrial |

Contact your local Cypress sales representative for availability of these parts.

## Ordering Code Definitions

| CY |
| :--- | :--- |
| 621 |

## Package Diagrams

Figure 7. 48-Ball VFBGA ( $6 \times 8 \times 1 \mathrm{~mm}$ ), 51-85150


51-85050 *D

## Acronyms

| Acronym | Description |
| :--- | :--- |
| BHE | byte high enable |
| BLE | byte low enable |
| $\overline{\text { CE }}$ | chip enable |
| CMOS | complementary metal oxide semiconductor |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| VFBGA | very fine ball gird array |
| WE | write enable |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :---: | :--- |
| ${ }^{\circ} \mathrm{C}$ | degrees Celsius |
| $\mu \mathrm{A}$ | microamperes |
| mA | milliamperes |
| MHz | megahertz |
| ns | nanoseconds |
| pF | picofarads |
| V | volts |
| $\Omega$ | ohms |
| W | watts |

## Document History

| Document Title: CY62157EV18 MoBL ${ }^{\circledR}$, 8-Mbit (512K x 16) Static RAM Document Number: 38-05490 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change |
| ** | 202862 | See ECN | AJU | New Data Sheet |
| *A | 291272 | See ECN | SYT | Converted from Advance Information to Preliminary <br> Changed $\mathrm{V}_{\mathrm{CC}}$ Max from 2.20 to 2.25 V <br> Changed $\mathrm{V}_{\mathrm{CC}}$ stabilization time in footnote \#7 from $100 \mu \mathrm{~s}$ to $200 \mu \mathrm{~s}$ <br> Changed $\mathrm{I}_{\mathrm{CCDR}}$ from 4 to $4.5 \mu \mathrm{~A}$ <br> Changed $\mathrm{t}_{\mathrm{OHA}}$ from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bins <br> Changed t ${ }_{\text {DOE }}$ from 15 and 22 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed $\mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\text {HZBE }}$ and $\mathrm{t}_{\text {HZWE }}$ from 12 and 15 ns to 15 and 18 ns for the 35 and 45 ns Speed Bins respectively <br> Changed $\mathrm{t}_{\mathrm{HZCE}}$ from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed $\mathrm{t}_{\mathrm{SCE}}, \mathrm{t}_{\mathrm{AW}}$, and $\mathrm{t}_{\mathrm{BW}}$ from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns Speed Bins respectively <br> Changed $\mathrm{t}_{\text {SD }}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Added Pb-Free Package Information |
| *B | 444306 | See ECN | NXR | Converted from Preliminary to Final <br> Removed 35 ns speed bin and "L" bin <br> Changed ball E3 from DNU to NC <br> Removed redundant footnote on DNU <br> Modified Maximum Ratings spec for Supply Voltage and DC Input Voltage from 2.4 V to 2.45 V <br> Changed the $\mathrm{I}_{\mathrm{CC}}$ Typ value from 16 mA to 18 mA and $\mathrm{I}_{\mathrm{CC}}$ Max value from 28 mA to 25 mA for <br> test condition $f=f a x=1 / t_{R C}$ <br> Changed the $\mathrm{I}_{\mathrm{CC}} \mathrm{Max}$ value from 2.3 mA to 3 mA for test condition $\mathrm{f}=1 \mathrm{MHz}$ <br> Changed the $\mathrm{I}_{\mathrm{SB} 1}$ and $\mathrm{I}_{\mathrm{SB} 2}$ Max value from $4.5 \mu \mathrm{~A}$ to $8 \mu \mathrm{~A}$ and Typ value from $0.9 \mu \mathrm{~A}$ to $2 \mu \mathrm{~A}$ <br> respectively <br> Updated Thermal Resistance table <br> Changed Test Load Capacitance from 50 pF to 30 pF <br> Added Typ value for ICCDR <br> Changed the $\mathrm{I}_{\mathrm{CCDR}}$ Max value from $4.5 \mu \mathrm{~A}$ to $3 \mu \mathrm{~A}$ <br> Corrected $t_{R}$ in Data Retention Characteristics from $100 \mu s$ to $t_{R C} n s$ <br> Changed $t_{\text {LZOE }}$ from 3 to 5 , changed $t_{\text {LZCE }}$ from 6 to 10 , changed $t_{\text {HZCE }}$ from 22 to 18 , changed <br> $t_{\text {LZBE }}$ from 6 to 5 , changed $t_{\text {PWE }}$ from 30 to 35 , changed $t_{\text {SD }}$ from 22 to 25 , and changed $t_{\text {LZWE }}$ <br> from 6 to 10 <br> Added footnote \#13 <br> Updated the ordering Information and replaced the Package Name column with Package Diagram |
| *C | 571786 | See ECN | VKN | Replaced 45ns speed bin with 55ns |
| *D | 908120 | See ECN | VKN | Added footnote \#7 related to $I_{\text {SB2 }}$ <br> Added footnote \#12 related AC timing parameters |
| *E | 2934396 | 06/03/10 | VKN | Added footnote \#23 related to chip enable Updated package diagram and template |
| *F | 3110053 | 12/14/2010 | PRAS | Changed Table Footnotes to Footnotes. Added Ordering Code Definitions. |
| *G | 3243545 | 04/28/2011 | RAME | Updated as per template. Added Acronyms and Units of Measure table. |
| *H | 3295175 | 06/29/2011 | RAME | Added $\mathrm{I}_{\mathrm{SB} 1}$ and $\mathrm{I}_{\mathrm{CCDR}}$ to footnotes 7 and 11. Modified footnote 29 and referenced in Truth Table. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| cypress.com/go/interface |  |
| Interface | cypress.com/go/powerpsoc |
| Lighting \& Power Control | cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Note

    1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}(\mathrm{typ})$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
[^1]:    Notes
    14. Test conditions for all parameters other than tri-state parameters assume signal transition time of $1 \mathrm{~V} / \mathrm{ns}$ or less, timing reference levels of $\mathrm{V}_{\mathrm{Cc}}($ typ) $/ 2$, input pulse levels of 0 to $\mathrm{V}_{\mathrm{CC}(\mathrm{typ})}$, and output loading of the specified $\mathrm{I}_{\mathrm{Ol}} \mathrm{I}_{\mathrm{OH}}$ as shown in the "AC Test Loads and Waveforms" on page 6.
    15. AC timing parameters are subject to byte enable signals (BHE or $\overline{B L E}$ ) not switching when chip is disabled. Please see application note AN13842 for further clarification.
    16. At any given temperature and voltage condition, $t_{H Z C E}$ is less than $t_{L Z C E}, t_{H Z B E}$ is less than $t_{L Z B E}, t_{H Z O E}$ is less than $t_{L z O E}$, and $t_{H Z W E}$ is less than $t_{L Z W E}$ for any given device.
    17. $\mathrm{t}_{\mathrm{HZOE}}, \mathrm{t}_{\mathrm{HZCE}}, \mathrm{t}_{\mathrm{HZBE}}$, and $\mathrm{t}_{\mathrm{HZWE}}$ transitions are measured when the output enters a high impedance state.
    18. If both byte enables are toggled together, this value is 10 ns .
    19. The internal write time of the memory is defined by the overlap of $\overline{W E}, \overline{C E}=V_{I L}, \overline{B H E}$ and/or $\overline{B L E}=V_{I L}$, and $C E=V_{I H}$. All signals must be $A C T I V E$ to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

[^2]:    Notes:
    20. The device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{BHE}}$ and/or $\overline{\mathrm{BLE}}=\mathrm{V}_{\mathrm{IL}}$, and $\mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
    21. $\overline{\text { WE }}$ is HIGH for read cycle.
    22. Address valid before or similar to $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{BHE}}, \overline{\mathrm{BLE}}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH .

[^3]:    Notes
    27. If $\overline{\mathrm{CE}}_{1}$ goes HIGH and $\mathrm{CE}_{2}$ goes LOW simultaneously with $\overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{IH}}$, the output remains in a high impedance state.
    28. During this period, the I/Os are in output state and input signals must not be applied.

