## 200-MHz Differential Clock Buffer/Driver

## Features

- Up to 200 MHz operation
- Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications
- Distributes one clock input to ten differential outputs
- External feedback pin (FBIN) is used to synchronize the outputs to the clock input
- Conforms to the DDR1 specification
- Spread Aware ${ }^{\text {TM }}$ for EMI reduction
- 48-pin SSOP package


## Description

This PLL clock buffer is designed for 2.5-VDD and 2.5-AVDD operation and differential outputs levels.
This device is a zero delay buffer that distributes a clock input (CLKIN) to ten differential pairs of clock outputs (YT[0:9], YC[0:9]) and one feedback clock output (FBOUT). The clock outputs are individually controlled by the serial inputs SCLK and SDATA.
The two line serial bus can set each output clock pair (YT[0:9], YC[0:9]) to the Hi-Z state. When AVDD is grounded, the PLL is turned off and bypassed for the test purposes.
The PLL in this device uses the input clock (CLKIN) and the feedback clock (FBIN) to provide high-performance, low-skew, low-jitter output differential clocks.

## Block Diagram



Pin Configuration


## Pin Description ${ }^{[1]}$

| Pin | Name | 1/0 | Description | Electrical Characteristics |
| :---: | :---: | :---: | :---: | :---: |
| 13 | CLKIN | 1 | Clock Input. | Input |
| 35 | FBIN | 1 | Feedback Clock Input. Connect to FBOUT for accessing the PLL. | Input |
| $\begin{aligned} & \hline 3,5,10,20,22 \\ & 46,44,39,29,27 \\ & \hline \end{aligned}$ | YT(0:9) | 0 | Clock Outputs | Differential Outputs |
| $\begin{aligned} & \hline 2,6,9,19,23 \\ & 47,43,40,30,26 \end{aligned}$ | YC(0:9) | 0 | Clock Outputs |  |
| 33 | FBOUT | 0 | Feedback Clock Output. Connect to FBIN for normal operation. A bypass delay capacitor at this output will control Input Reference/Output Clocks phase relationships. | Output |
| 12 | SCLK | 1 | Serial Clock Input. Clocks data at SDATA into the internal register. | Data Input for the two line serial bus |
| 37 | SDATA | 1/0 | Serial Data Input. Input data is clocked to the internal register to enable/disable individual outputs. This provides flexibility in power management. | Data Input and Output for the two line serial bus |
| 11 | VDD |  | 2.5V Power Supply for Logic | 2.5V Nominal |
| $\begin{aligned} & 4,15,21,28,34, \\ & 38,45 \end{aligned}$ | VDDQ |  | 2.5V Power Supply for Output Clock Buffers. | 2.5V Nominal |
| 16 | AVDD |  | 2.5V Power Supply for PLL | 2.5V Nominal |
| 1, 24 | NC |  | No Connect |  |
| $\begin{aligned} & 7,8,18,25,31,41, \\ & 42,48 \end{aligned}$ | VSS |  | Common Ground | 0.0V Ground |
| 17 | AVSS |  | Analog Ground | 0.0V Analog Ground |
| 14,32,36 | NC |  | Not Connected |  |

Note:

1. A bypass capacitor $(0.1 \mu \mathrm{~F})$ should be placed as close as possible to each positive power pin (<0.2"). If these bypass capacitors are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductance of the traces.

## Function Table

| Input |  | Outputs |  |  | PLL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDDA | CLKIN | YT(0:9 $^{[2]}$ | YC(0:9) |  |  |
|  | $[2]$ | FBOUT |  |  |  |
| GND | L | L | H | L | BYPASSED/OFF |
| GND | H | H | L | H | BYPASSED/OFF |
| 2.5 V | L | L | H | L | On |
| 2.5 V | H | H | L | H | On |
| 2.5 V | $<20 \mathrm{MHz}$ | $\mathrm{Hi}-Z$ | $\mathrm{Hi}-Z$ | $\mathrm{Hi}-\mathrm{Z}$ | Off |

## Zero Delay Buffer

When used as a zero delay buffer the CY28357 will likely be in a nested clock tree application. For these applications the CY28357 offers a clock input as a PLL reference. The CY28357 then can lock onto the reference and translate with near zero delay to low-skew outputs. For normal operation, the external feedback input, FBIN, is connected to the feedback output, FBOUT. By connecting the feedback output to the feedback input the propagation delay through the device is eliminated. The PLL works to align the output edge with the input reference edge thus producing a near zero delay. The reference frequency affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs.

## Note:

2. Each output pair can be three-stated via the two line serial interface

When VDDA is strapped LOW, the PLL is turned off and bypassed for test purposes.

## Power Management

The individual output enable/disable control of the CY28357 allows the user to implement unique power management schemes into the design. Outputs are three-stated when disabled through the two-line interface as individual bits are set low in Byte0 and Byte1 registers. The feedback output (FBOUT) cannot be disabled via two line serial bus. The enabling and disabling of individual outputs is done in such a manner as to eliminate the possibility of partial "runt" clocks.

## Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions.

## Data Protocol

The clock driver serial protocol accepts block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. The block write and block read protocol is outlined in Table 1. The slave receiver address is 11010010 (D2h).

Table 1. Block Read and Block Write Protocol

| Block Write Protocol |  | Block Read Protocol |  |
| :---: | :---: | :---: | :---: |
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| 2:8 | Slave address - 7 bits | 2:8 | Slave address - 7 bits |
| 9 | Write = 0 | 9 | Write = 0 |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 11:18 | Command Code - 8 bits '00000000' stands for block operation | 11:18 | Command Code - 8 bits '00000000' stands for block operation |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 20:27 | Byte Count - 8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | 21:27 | Slave address - 7 bits |
| 29:36 | Data byte 1-8 bits | 28 | Read = 1 |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave |
| 38:45 | Data byte 2-8 bits | 30:37 | Byte count from slave - 8 bits |
| 46 | Acknowledge from slave | 38 | Acknowledge |
| .... | ................. | 39:46 | Data byte from slave - 8 bits |
| .... | Data Byte ( $\mathrm{N}-1$ ) - 8 bits | 47 | Acknowledge |
| $\ldots$ | Acknowledge from slave | 48:55 | Data byte from slave - 8 bits |
| .... | Data Byte N-8 bits | 56 | Acknowledge |
| $\cdots$ | Acknowledge from slave | $\cdots$ | Data bytes from slave/Acknowledge |
| $\cdots$ | Stop | .... | Data byte N from slave - 8 bits |
|  |  | .... | Not Acknowledge |
|  |  | $\cdots$ | Stop |

Byte0: Output Register 1 (1 = Enable, 0 = Disable)

| Bit | @Pup | Pin\# | Description |
| :---: | :---: | :---: | :--- |
| 7 | 1 | 3,2 | YT0, YC0 |
| 6 | 1 | 5,6 | YT1, YC1 |
| 5 | 1 | 10,9 | YT2, YC2 |
| 4 | 1 | 20,19 | YT3, YC3 |
| 3 | 1 | 22,23 | YT4, YC4 |
| 2 | 1 | 46,47 | YT5, YC5 |
| 1 | 1 | 44,43 | YT6, YC6 |
| 0 | 1 | 39,40 | YT7, YC7 |

Byte1 Output Register 2 (1 = Enable, 0 = Disable)

| Bit | @Pup | Pin\# | Description |
| :---: | :---: | :---: | :--- |
| 7 | 1 | 29,30 | YT8, YC8 |
| 6 | 1 | 27,26 | YT9, YC9 |
| 5 | 0 |  | Reserved |
| 4 | 0 |  | Reserved |
| 3 | 0 |  | Reserved |
| 2 | 0 |  | Reserved |
| 1 | 0 |  | Reserved |
| 0 | 0 |  | Reserved |

Byte2 Test Register 3

| Bit | @Pup | Pin\# |  |
| :---: | :---: | :--- | :--- |
| 7 | 1 |  | Reserved |
| 6 | 1 |  | Reserved |
| 5 | 1 |  | Reserved |
| 4 | 1 | Reserved |  |
| 3 | 1 |  | Reserved |
| 2 | 1 |  | Reserved |
| 1 | 1 | Reserved |  |
| 0 | 1 | Reserved |  |

## Parameter Measurement Information



Figure 1. Static Phase Offset


Figure 2. Dynamic Phase Offset


Figure 3. Output Skew


Figure 4. Period Jitter


Figure 5. Half-Period Jitter


Figure 6. Cycle-to-cycle Jitter


Figure 7. Differential Signal Using Direct Termination Resistor

## Maximum Ratings ${ }^{[3]}$



Input Voltage Relative to $\mathrm{V}_{\mathrm{SS}}: \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ V_{S S}-0.3 \mathrm{~V}$
Input Voltage Relative to $\mathrm{V}_{\mathrm{DDQ}}$ or $\mathrm{AV}_{\mathrm{DD}}$ : ............. $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Storage Temperature: $\qquad$ $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Maximum Power Supply: $\qquad$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range:
$\mathrm{V}_{\mathrm{SS}}<\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right)<\mathrm{V}_{\mathrm{DD}}$
Unused inputs must always be tied to an appropriate logic voltage level (either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

DC Parameters ${ }^{[4]}\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDQ}}=\mathrm{V}_{\mathrm{DDI}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Description | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | SDATA, SCLK |  |  | 1.0 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | SDATA, SCLK | 2.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage Low | CLKIN, FBIN |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage High | CLKIN, FBIN | 2.1 |  |  | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DDQ}}, \mathrm{CLKT}, \\ & \text { FBIN } \end{aligned}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Low Current | $\mathrm{V}_{\text {DDQ }}=2.375 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$ | 26 | 35 |  | mA |
| $\mathrm{I}_{\mathrm{OH}}$ | Output High Current | $\mathrm{V}_{\text {DDQ }}=2.375 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V}$ | -18 | -32 |  | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{DDQ}}=2.375 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.6 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{DDQ}}=2.375 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 1.7 |  |  | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing ${ }^{[5]}$ |  | 1.1 |  | $\mathrm{V}_{\mathrm{DDQ}}-0.4$ | V |
| $\mathrm{V}_{\text {OC }}$ | Output Crossing Voltage ${ }^{[6]}$ |  | $\begin{gathered} \left(\mathrm{V}_{\mathrm{DDQ}} / 2\right)- \\ 0.2 \end{gathered}$ | $\mathrm{V}_{\mathrm{DDQ}} / 2$ | $\begin{gathered} \left(\mathrm{V}_{\mathrm{DDQ}} / 2\right)+ \\ 0.2 \end{gathered}$ | V |
| $\mathrm{I}_{\mathrm{OZ}}$ | High-Impedance Output Current | $\mathrm{V}_{\mathrm{O}}=\mathrm{G}_{\mathrm{ND}}$ or $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DDQ}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Dynamic Supply Current ${ }^{[7]}$ | $\begin{aligned} & \text { All } \mathrm{V}_{\mathrm{DDQ}} \text { and } \mathrm{V}_{\mathrm{DDI}}, \\ & \mathrm{~F}_{\mathrm{O}}=200 \mathrm{MHz} \end{aligned}$ |  | 235 | 300 | mA |
| $\mathrm{I}_{\text {DSTAT }}$ | Static Supply Current |  |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | PLL Supply Current | $\mathrm{V}_{\text {DDA }}$ only |  | 9 | 12 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  |  | 4 | 6 | pF |

## Notes:

3. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply srquencing is NOT required.
4. unused inputs must be held high or low to prevent them from floating.
5. For load conditions see Figure 7 .
6. The value of $\mathrm{V}_{\mathrm{OC}}$ is expected to be |VTR + VCP|/2. In case of each clock directly terminated by a $120 \Omega$ resistor. See Figure 7.
7. All outputs switching loaded with 16 pF in $60 \Omega$ environment. See Figure 7.

AC Parameters ${ }^{[8,9]}\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Description | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Operating Clock Frequency |  | 60 |  | 200 | MHz |
| $\mathrm{t}_{\mathrm{DC}}$ | Input Clock Duty Cycle |  | 40 |  | 60 | \% |
| t LOCK | Maximum PLL lock Time |  |  |  | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Clocks Slew Rate | $20 \%$ to $80 \%$ of $V_{\text {OD }}$ | 1 |  | 2.5 | V/ns |
| $\mathrm{t}_{\mathrm{CCJ}}$ | Cycle to Cycle Jitter ${ }^{[17]}$ | $\mathrm{f}>66 \mathrm{MHz}$ | -100 |  | 100 | ps |
| tjit(h-per) | Half-period jitter ${ }^{[17]}$ | $\mathrm{f}>66 \mathrm{MHz}$ | -100 |  | 100 | ps |
| $\mathrm{t}_{\text {PLH }}$ | Low-to-High Propagation Delay, CLKIN to YT |  | 1.5 | 3.5 | 6 | ns |
| $\mathrm{t}_{\text {PHL }}$ | High-to-Low Propagation Delay, CLKIN to YT |  | 1.5 | 3.5 | 6 | ns |
| $\mathrm{t}_{\text {SKEW }}$ | Any Output to Any Output Skew ${ }^{[10]}$ |  |  |  | 100 | ps |
| tPHASE | Phase Error ${ }^{[10]}$ |  | -150 |  | 150 | ps |
| $\mathrm{t}_{\text {PHASEJ }}$ | Phase Error Jitter | $\mathrm{f}>66 \mathrm{MHz}$ | -50 |  | 50 | ps |

## Notes:

8. Parameters are guaranteed by design and characterization. Not $100 \%$ tested in production.
9. PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30 kHz and 33.3 kHz with a down spread of $-0.5 \%$.
10. All differential input and output terminals are terminated with $120 \Omega / 16 \mathrm{pF}$ as shown in Figure 7.
11. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.

## Ordering Information

| Part Number | Package Type | Product Flow |
| :--- | :--- | :--- |
| CY28357OC | $48-$ pin SSOP | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| CY28357OCT | $48-$ pin SSOP - Tape and Reel | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |

## Package Drawing and Dimensions



Spread Aware is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY28357 200-MHz Differential Clock Buffer/Driver Document \#: 38-07416 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 118003 | 09/11/02 | RGL | New Data Sheet |
| *A | 122924 | 12/27/02 | RBI | Add power up requirements to maximum ratings information. |

