## CXG1053FN

## Power Amplifier/Antenna Switch + Low Noise Amplifier/Down Conversion Mixer for PHS

## Description

The CXG1053FN is an MMIC consisting of the power amplifier, antenna switch, low noise amplifier and down conversion mixer.
This IC is designed using the Sony's GaAs J-FET process featuring a single positive power supply operation.

## Features

- Operates at a single positive power supply: VDD $=3 \mathrm{~V}$
- Small mold package: 26-pin HSOF
<Power amplifier/antenna switch transmitter block >
- Low current consumption: IdD $=150 \mathrm{~mA}$

$$
\text { (Pout }=20.2 \mathrm{dBm}, \mathrm{f}=1.9 \mathrm{GHz})
$$

- High power gain: $\mathrm{Gp}=39 \mathrm{~dB}$ Typ.

$$
\text { (Pout }=20.2 \mathrm{dBm}, \mathrm{f}=1.9 \mathrm{GHz})
$$

## <Antenna switch receiver block/

## low noise amplifier>

- Low current consumption: IDD $=2.5 \mathrm{~mA}$ Typ.
(When no signal)
- Low noise: NF = 2.7dB Typ. (f=1.9GHz)
<Down conversion mixer>
- High conversion gain: Gc = 9dB Typ. ( $f=1.9 \mathrm{GHz}$ )
- Low distortion: Input IP3 = +1dBm Typ. ( $f=1.9 \mathrm{GHz}$ )


## Applications

Japan digital cordless telephones (PHS)


## Absolute Maximum Ratings

## <Power amplifier block>

- Supply voltage VDD 6
- Voltage between gate and source

|  | VGso | 1.5 | V |
| :--- | :---: | :---: | ---: |
| - Drain current | IDD | 550 | mA |
| - Allowable power dissipation |  |  |  |
| Pd | 3 | W |  |

## <Switch block>

Control voltage VCTL 6

## <Front-end block>

| - Supply voltage | VDD | 6 | V |
| :--- | :--- | :---: | ---: |
| - Input power | PRF | +10 | $d B m$ |

## <Common to each block>

| - Channel temperature | Tch | 150 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :---: | :---: |
| - Operating temperature | Topr | -35 to +85 | ${ }^{\circ} \mathrm{C}$ |
| - Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Structure

GaAs J-FET MMIC

## Note on Handling

GaAs MMICs are ESD sensitive devices. Special handling precautions are required. operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram and External Circuit



## Pin Configuration



## Electrical Characteristics

## 1. Control Pin Logic for Antenna Switch

| Conditions of control pin | ANT -Tx | ANT -Rx |
| :---: | :---: | :---: |
| V стL1 $=3 \mathrm{~V}, \mathrm{~V}$ стL2 $=0 \mathrm{~V}$ | ON | OFF |
| V стL1 $=0 \mathrm{~V}, \mathrm{~V}$ стL2 $=3 \mathrm{~V}$ | OFF | ON |

## 2. Power Amplifier Block + Antenna Switch Transmitter Block

These specifications are when the Sony's recommended evaluation board with the external circuit shown on page 7 is used. Therefore, the power amplifier output pin (Pout) and the antenna switch transmission input pin ( Tx ) are connected via an external circuit. The specifications of the power amplifier block are set including the antenna switch transmitter block.

Unless otherwise specified: Vdd $=3 \mathrm{~V}, \mathrm{VPctL}=2 \mathrm{~V}, \mathrm{Vctl} 1=3 \mathrm{~V}, \mathrm{VctL2}=0 \mathrm{~V}$, $\mathrm{Idd}=150 \mathrm{~mA}$, Pout $=20.2 \mathrm{dBm}, \mathrm{f}=1.9 \mathrm{GHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Measurement conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Current consumption | IDD |  |  | 150 |  | mA |
| Gate voltage adjustment value | VGG |  | 0 | 0.25 | 0.6 | V |
| Output power | Pout | Measured with the ANT pin | 20.2 |  |  | dBm |
| Power gain | Gp |  | 36 | 39 |  | dB |
| Adjacent channel leak power ratio <br> (600 $\pm 100 \mathrm{KHz}$ ) | ACPR600kHz | Measured with the ANT pin |  | -63 | -55 | dBc |
| Adjacent channel leak power ratio <br> (900 $\pm 100 K H z)$ | ACPR900kHz | Measured with the ANT pin |  | -70 | -60 | dBc |
| Occupied bandwidth | OBW | Measured with the ANT pin |  | 250 | 275 | KHz |
| 2nd-order harmonic level | - | Measured with the ANT pin |  |  | -25 | dBc |
| 3rd-order harmonic level | - | Measured with the ANT pin |  |  | -25 | dBc |

## 3. Antenna Switch Receiver Block + Front-end Block

These specifications are when the Sony's recommended evaluation board with the external circuit shown on page 7 is used. Therefore, the antenna switch reception pin ( $R x$ ) and the low noise amplifier input pin (RFIn_LNA) are connected via an external circuit. The specifications of the low noise amplifier block are set including the antenna switch reception block.
(a) Antenna switch receiver block + low noise amplifier block

Unless otherwise specified: Vdd $=3 \mathrm{~V}, \mathrm{~V}$ СтL1 $=0 \mathrm{~V}, \mathrm{VctL2}=3 \mathrm{~V}, \mathrm{RF}=1.9 \mathrm{GHz} /-30 \mathrm{dBm}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Measurement conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Current consumption | IDd_LNA | When no signal |  | 2.5 | 3.5 | mA |
| Power gain | GP |  | 12.5 | 14.5 | 16.5 | dB |
| Noise figure | NF |  |  | 2.7 | 3.5 | dB |
| Input IP3 | IIP3 | $* 1$ | -11 | -8 |  | dBm |
| Isolation | Iso |  | 25 | 30 |  | dB |

*1 Conversion from IM3 compression ratio during FR1 $=1.9000 \mathrm{GHz} /-30 \mathrm{dBm}$ and FR2 $=1.9006 \mathrm{GHz} /-30 \mathrm{dBm}$ input.

## (b) Mixer Block

Unless otherwise specified: $\mathrm{VDD}=3 \mathrm{~V}, \mathrm{RF}=1.90 \mathrm{GHz} /-25 \mathrm{dBm}, \mathrm{LO}=1.66 \mathrm{GHz} /-12 \mathrm{dBm}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Measurement conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| LO block current consumption | IDD_Lo | When no signal |  | 1.7 | 2.5 | mA |
| IF block current consumption | IDD_IF | When no signal |  | 3.3 | 4.5 | mA |
| Conversion gain | Gc |  | 7 | 9 | 11 | dB |
| Noise figure | NF |  |  | 8.5 | 11.5 | dB |
| Input IP3 | IIP3 | $* 2$ | -2 | +1 |  | dBm |
| LO to ANT leak | PLK | $* 3$ |  | -43 | -38 | dBm |

${ }^{* 2}$ Conversion from IM3 compression ratio during FR1 $=1.9000 \mathrm{GHz} /-25 \mathrm{dBm}$ and $\mathrm{FR} 2=1.9006 \mathrm{GHz} /-25 \mathrm{dBm}$ input.
*3 The RFout pin of the LNA and the RFIn pin of the MIX block is connected directly with the cable.
And the power supply of the LNA is turned on.
(c) Total of (a) + (b)

| Item | Symbol | Measurement conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Current consumption | Idd_total | When no signal |  | 7.5 | 10 | mA |

## Example of Representative Characteristics

1. Power Amplifier + Antenna Switch Transmitter Block ( $\mathrm{f}=1.9 \mathrm{GHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )



Gp, ACPR600kHz vs. VPctL


Gp, ACPR600kHz vs. IdD


2. Antenna Switch Receiver Block + Low Noise Amplifier, Down Conversion Mixer ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


MIX block: Gc, NF vs. PLo


MIX block: Pout, Pim3 vs. Pin


MIX block: Input IP3, PLK vs. PLo


## Recommended Evaluation Board



Enlarged Diagram of External Circuit Block

$R 1=1 \mathrm{k} \Omega$
$\mathrm{L} 1=1.5 \mathrm{nH}$
$\mathrm{L} 2=1.8 \mathrm{nH}$
$\mathrm{L} 3=2.2 \mathrm{nH}$
$\mathrm{L} 4=2.7 \mathrm{nH}$
$L 5=3.9 \mathrm{nH}$
$\mathrm{L} 6=18 \mathrm{nH}$
$\mathrm{L7}=56 \mathrm{nH}$
$\mathrm{C} 1=1 \mathrm{pF}$
$\mathrm{C} 2=8 \mathrm{pF}$
$\mathrm{C} 3=18 \mathrm{pF}$
$\mathrm{C} 4=30 \mathrm{pF}$
C5 $=100 \mathrm{pF}$
$\mathrm{C} 6=1 \mathrm{nF}$
$C 7=10 n F$
$C 8=100 \mathrm{nF}$

Package Outline Unit: mm

HSOF 26PIN(PLASTIC)


Solder Plating


DETAILB
NOTE: Dimension "*" does not include mold protrusion.
PACKAGE STRUCTURE

| SONY CODE | HSOF-26P-01 |
| :--- | :---: |
| EIAJ CODE | - |
| JEDEC CODE | - |


| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | COPPER ALLOY |
| PACKAGE MASS | 0.06 g |

