Timing Generator for Progressive Scan CCD Image Sensor

## Description

The CXD2450R is a timing generator IC which generates the timing pulses for performing progressive scan readout for digital still camera and personal computer image input applications using the ICX098AK CCD image sensor.
This chip has a built-in vertical driver.

## Features

- Base oscillation frequency 36.81 MHz (2340ff)
- Monitoring readout allowed
- High-speed/low-speed electronic shutter function
- Horizontal driver for CCD image sensor
- Vertical driver for CCD image sensor
- Signal processor IC system clock generation $1170 \mathrm{fH}, 780 \mathrm{fH}$
- Vertical/horizontal sync (SSG) timing generation


## Applications

- Digital still cameras
- Personal computer image input


## Structure

Silicon gate CMOS IC

## Pin Configuration




Absolute Maximum Ratings

| - Supply voltage | VDD | Vss -0.5 to +7.0 |
| :---: | :---: | :---: |
|  | Vm | V -0.5 to +26.0 |
|  | VH | $V \mathrm{~L}-0.5$ to +26.0 |
|  | VL | V L -0.5 to +26.0 |
| - Input voltage | V | Vss - 0.5 to VdD + 0.5 |
| - Output voltage | Vo | Vss -0.5 to Vdd + 0.5 |
| - Operating temperature |  |  |
|  | Topr | -20 to +75 |
| - Storage temperature |  |  |
|  | Tstg | -55 to +150 |

## Recommended Operating Conditions

- Supply voltage

| Voda, Vodb, Vodc, Vddd | 3.0 to 3.6 | $V$ |
| ---: | :---: | :---: |
| $V_{M}$ | 0.0 | $V$ |
| $V_{H}$ | 14.5 to 15.5 | $V$ |
| $V_{L}$ | -5.0 to -6.0 | $V$ |
| Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |

## Applicable CCD Image Sensors

ICX098AK (Type 1/4 CCD)

[^0]Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram



## Pin Description

| Pin No. | Symbol | I/O | Description |
| :---: | :---: | :---: | :---: |
| 1 | 3MCK | I | Internal main clock. (2340fH) |
| 2 | Vss1 | - | GND |
| 3 | WEN | O | Memory write timing. Stop control possible using the serial interface data. |
| 4 | ID | O | Vertical direction line identification pulse output. Stop control possible using the serial interface data. |
| 5 | TEST | 1 | IC test pin; normally fixed to GND. (With pull-down resistor) |
| 6 | Vdd1 | - | 3.3 V power supply. (Power supply for common logic block) |
| 7 | XCLPOB | O | CCD optical black signal clamp pulse output. Stop control possible using the serial interface data. |
| 8 | Vdd2 | - | 3.3 V power supply. (Power supply for RG) |
| 9 | RG | O | CCD reset gate pulse output. (780fH) |
| 10 | Vss2 | - | GND |
| 11 | Vss3 | - | GND |
| 12 | H1 | 0 | CCD horizontal register clock output. (780fн) |
| 13 | H2 | O | CCD horizontal register clock output. (780fн) |
| 14 | Vdd3 | - | 3.3 V power supply. (Power supply for $\mathrm{H} 1 / \mathrm{H} 2$ ) |
| 15 | XCLPDM | O | CCD dummy signal clamp pulse output. |
| 16 | Vdd4 | - | 3.3V power supply. (Power supply for CDS system) |
| 17 | XSHP | O | CCD precharge level sample-and-hold pulse output. (780fH) |
| 18 | XSHD | 0 | CCD data level sample-and-hold pulse output. (780fн) |
| 19 | XRS | O | Sample-and-hold pulse output for analog/digital conversion phase alignment. (780fн) |
| 20 | Vss4 | - | GND |
| 21 | PBLK | O | Pulse output for horizontal and vertical blanking interval pulse cleaning. |
| 22 | 1/2MCK | O | Horizontal direction pixel identification pulse output. Stop control possible using the serial interface data. |
| 23 | 3/2MCK | O | System clock output for signal processing IC. (1170fн) Stop control possible using the serial interface data. |
| 24 | Vdd5 | - | 3.3V power supply. (Power supply for common logic block) |
| 25 | RST | I | Internal system reset input. High: Normal status, Low: Reset status Always input one reset pulse after power-on. |
| 26 | Vdd6 | - | 3.3 V power supply. (Power supply for common logic block) |
| 27 | SSI | 1 | Serial interface data input for internal mode settings. |
| 28 | SSK | 1 | Serial interface clock input for internal mode settings. |
| 29 | SEN | 1 | Serial interface strobe input for internal mode settings. |
| 30 | EBCKSM | I | CHKSUM enable. (With pull-down resistor) High: Sum check invalid, Low: Sum check valid |


| Pin <br> No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 31 | FRO | O | Vertical synnc signal output. <br> Stop control possible using the serial interface data. |
| 32 | HRO | O | Horizontal sync signal output. <br> Stop control possible using the serial interface data. |
| 33 | HRI | I | Horizontal sync signal input. |
| 34 | FRI | I | Vertical sync signal input. |
| 35 | CLD | O | Clock output for analog/digital conversion IC. (780fH) <br> Phase adjustment in 60 units possible using the serial interface data. |
| 36 | Vss5 | - | GND |
| 37 | DSGAT | I | Control input used to stop drive pulse generation for CCD image sensor, <br> sample-and-hold IC and analog/digital conversion IC. High:Normal status,Low:Stop status <br> Controlled pulse can be changed using the serial interface data. |
| 38 | MCK | O | System clock output for signal processor IC. (780fH) |

## Electrical Characteristics

DC Characteristics
(Within the recommended operating conditions)

| Item | Pins | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage 1 | Vdd2 | Voda |  | 3.0 | 3.3 | 3.6 | V |
| Supply voltage 2 | Vdd3 | Vodb |  | 3.0 | 3.3 | 3.6 | V |
| Supply voltage 3 | Vdd4 | Vddc |  | 3.0 | 3.3 | 3.6 | V |
| Supply voltage 4 | Vdd1, Vdd5, Vdd6 | Vodd |  | 3.0 | 3.3 | 3.6 | V |
| Supply voltage 5 | VH | VH |  | 14.5 | 15.0 | 15.5 | V |
| Supply voltage 6 | VM | VM |  | - | 0.0 | - | V |
| Supply voltage 7 | VL | VL |  | -6.0 | -5.5 | -5.0 | V |
| Input voltage $1^{* 1}$ | RST, DSGAT, SSI, SSK, SEN, FRI, HRI | $\mathrm{VIH1}^{1}$ |  | 0.8Vddd |  |  | V |
|  |  | VIL1 |  |  |  | 0.2 V dod | V |
| Input voltage 2 | EBCKSM | VIH2 |  | 0.8 Vddd |  |  | V |
|  |  | VIL2 |  |  |  | 0.2Vddd | V |
| Input voltage 3*2 | TEST | Vı ${ }^{\text {\% }}$ |  | 0.7Vddd |  |  | V |
|  |  | VIL3 |  |  |  | 0.3Vddd | V |
| Output voltage 1 | RG | Voh1 | Feed current where $\mathrm{loH}=-3.3 \mathrm{~mA}$ | Vdda -0.8 |  |  | V |
|  |  | Vol1 | Pull-in current where lot $=2.4 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 2 | H1, H2 | Voh2 | Feed current where $\mathrm{IOH}=-10.4 \mathrm{~mA}$ | Vodb-0.8 |  |  | V |
|  |  | Vol2 | Pull-in current where loL $=7.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 3 | $\begin{aligned} & \text { XSHP, XSHD, } \\ & \text { XRS, PBLK, } \\ & \text { XCLPDM } \end{aligned}$ | Vон3 | Feed current where $\mathrm{loH}=-3.3 \mathrm{~mA}$ | VdDC - 0.8 |  |  | V |
|  |  | Vol3 | Pull-in current where lol $=2.4 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 4 | $\begin{aligned} & \text { 3/2MCK, MCK, } \\ & \text { CLD } \end{aligned}$ | VoH4 | Feed current where $\mathrm{loH}=-10.4 \mathrm{~mA}$ | Vddd - 0.8 |  |  | V |
|  |  | Vol4 | Pull-in current where loL $=7.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 5 | 1/2MCK | Voh5 | Feed current where $\mathrm{IOH}=-3.3 \mathrm{~mA}$ | Vodd - 0.8 |  |  | V |
|  |  | Vol5 | Pull-in current where loL $=2.4 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 6 | $\begin{aligned} & \text { XCLPOB, ID, } \\ & \text { WEN } \end{aligned}$ | Voh6 | Feed current where $\mathrm{loH}=-2.4 \mathrm{~mA}$ | Vodd -0.8 |  |  | V |
|  |  | Vol6 | Pull-in current where lol $=4.8 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 7 | FRO, HRO | Voh7 | Feed current where $\mathrm{loH}=-3.6 \mathrm{~mA}$ | Vddd - 0.8 |  |  | V |
|  |  | Vol7 | Pull-in current where lol $=7.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 8 | VSUB | Vон8 | Feed current where $\mathrm{IOH}=-4.0 \mathrm{~mA}$ | $\mathrm{VH}-0.25$ |  |  | V |
|  |  | Vol8 | Pull-in current where lot $=5.4 \mathrm{~mA}$ |  |  | $\mathrm{VL}+0.25$ | V |
| Output voltage 9 | V1, V3 | Vom9 | Feed current where lom $=-5.0 \mathrm{~mA}$ | VM -0.25 |  |  | V |
|  |  | Vol9 | Pull-in current where lol $=10.0 \mathrm{~mA}$ |  |  | VL + 0.25 | V |
| Output voltage$10$ | V2a, V2b | Voh10 | Feed current where $\mathrm{loH}=-7.2 \mathrm{~mA}$ | $\mathrm{VH}-0.25$ |  |  | V |
|  |  | Vom101 | Pull-in current where lom $=5.0 \mathrm{~mA}$ |  |  | VM + 0.25 | V |
|  |  | Vom102 | Feed current where lom $=-5.0 \mathrm{~mA}$ | VM - 0.25 |  |  | V |
|  |  | Vol10 | Pull-in current where lol $=10.0 \mathrm{~mA}$ |  |  | $\mathrm{VL}+0.25$ | V |

[^1]Inverter I/O Characteristics for Oscillation
(Within the recommended operating conditions)

| Item | Pins | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical Vth | OSCI | LVth |  |  | Vodd/2 |  | V |
| Input voltage | OSCI | VIH |  | 0.7Vddd |  |  | V |
|  |  | VIL |  |  |  | 0.3VDdd | V |
| Output voltage | OSCO | Voh | Feed current where $\mathrm{IOH}=-6.0 \mathrm{~mA}$ | Vodd/2 |  |  | V |
|  |  | Vol | Pull-in current where $\mathrm{IoL}=6.0 \mathrm{~mA}$ |  |  | Vodd/2 | V |
| Feedback resistor | OSCI, OSCO | RFB | VIN = VdDd or Vss | 500k | 2M | 5M | $\Omega$ |
| Oscillation frequency | OSCI, OSCO | f |  | 20 |  | 50 | MHz |

Inverter Input Characteristics for Base Oscillation Clock Duty Adjustment
(Within the recommended operating conditions)

| Item | Pins | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical Vth | 3MCK | LVth |  |  | Vodd/2 |  | V |
| Input voltage |  | VIH |  | 0.7Vdod |  |  | V |
|  |  | VIL |  |  |  | 0.3VDdd | V |
| Input amplification |  | Vin | fmax 50 MHz sine wave | 0.3 |  |  | Vp-p |

*1 Input voltage is the input voltage characteristics for direct input from an external source. Input amplification is the input amplification characteristics in the case of input through capacitor.

Switching Characteristics
$(\mathrm{VH}=15.0 \mathrm{~V}, \mathrm{VM}=\mathrm{GND}, \mathrm{VL}=-5.5 \mathrm{~V})$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise time | TTLM | VL to VM | - | 150 | 300 | ns |
|  | TTMH | VM to VH | - | 150 | 300 | ns |
|  | TTLH | VL to VH | - | 50 | 100 | ns |
| Fall time | TTML | VM to VL | - | 100 | 200 | ns |
|  | TTHM | VH to VM | - | 150 | 300 | ns |
|  | TTHL | VH to VL | - | 50 | 100 | ns |
| Output noise voltage | VCLH |  | - | - | 1.0 | V |
|  | VCLL |  | - | - | 1.0 | V |
|  | VCMH |  | - | - | 1.0 | V |
|  | VCML |  | - | - | 1.0 | V |

*1 The MOS structure of this IC has a low tolerance for static electricity, so full care should be given for measures to prevent electrostatic discharge.
*2 For noise and latch-up countermeasures, be sure to connect a by-pass capacitor ( $0.1 \mu \mathrm{~F}$ or more) between each power supply pin (VH, VL) and GND.

## Switching Waveforms



## Waveform Noise



Measurement Circuit

Serial interface data

$\begin{array}{lll}\text { R1: 68W } & \text { C1: } 450 \mathrm{pF} & \text { C4: } 30 \mathrm{pF} \\ \text { R2: } 15 \mathrm{~W} & \text { C2: } 2200 \mathrm{pF} & \text { C5: } 100 \mathrm{pF} \\ & \text { C3: } 500 \mathrm{pF} & \text { C6: } 10 \mathrm{pF}\end{array}$

## AC Characteristics

1) AC characteristics between the serial interface clocks

(Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| ts1 | SSI setup time, activated by the rising edge of SSK | 20 |  |  | ns |
| th1 | SSI hold time, activated by the rising edge of SSK | 20 |  |  | ns |
| ts2 | SSK setup time, activated by the rising edge of SEN | 20 |  |  | ns |
| th2 | SSK hold time, activated by the rising edge of SEN | 20 |  |  | ns |
| ts3 | SEN setup time, activated by the rising edge of SSK | 20 |  |  | ns |

## 2) Serial interface clock internal loading characteristics



Note) Be sure to maintain a constantly high SEN logic level near the falling edge of HRI immediately before the readout period.
(Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| ts4 | SEN setup time, activated by the falling edge of HRI | 0 |  |  | ns |
| th4 | SEN hold time, activated by the falling edge of HRI | 0 |  |  | ns |

## 3) Serial interface clock output variation characteristics

Normally, the serial interface data is loaded to the CXD2450R at the timing shown in 2) above. However, one exception to this is when the data such as SSGSEL and STB is loaded to the CXD2450R and controlled at the rising edge of SEN. For STB, see control data D62 to D63 STB in "Description of Operation".

(Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpdPULSE | Output signal delay, activated by the rising edge of SEN | 5 |  | 100 | ns |

4) RST loading characteristics

(Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tw1 | RST pulse width | 35 |  |  | ns |

## 5) Phase discrimination characteristics using FRI and HRI input



When the HRI logic level is high tpd1 after the falling edge of FRI


The field is discriminated as an EVEN field
(Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpd 1 | Field discrimination clock phase, activated by the falling edge of FRI | 1100 |  | 1300 | ns |

6) FRI and HRI loading characteristics


MCK load capacitance $=10 \mathrm{pF}$
(Within the recommended operating conditions)

| Symbol | Definition | Miin. | Typ. | Min. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| ts5 | FRI and HRI setup time, activated by the rising edge of MCK | 10 |  |  | ns |
| th5 | FRI and HRI hold time, activated by the rising edge of MCK | 0 |  |  | ns |

## 7) Output timing characteristics using DSGAT



However, V2a, V2b and VSUB are fixed to the voltage level applied to the VH pin, and V1 and V3 are fixed to the voltage level applied to the VM pin.
H1 and H2 load capacitance $=100 \mathrm{pF}$, RG load capacitance $=20 \mathrm{pF}$,
XSHP, XSHD, XRS, PBLK, XCLPDM, XCLPOB and CLD load capacitance $=10 \mathrm{pF}$
(Within the recommended operating conditions)

| Symbol | Definition | Miin. | Typ. | Min. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpDSGAT | Time until the above outputs go low after the fall of DSGAT |  |  | 100 | ns |

## 8) Output variation characteristics



WEN and ID load capacitance $=10 \mathrm{pF}$
(Within the recommended operating conditions)

| Symbol | Definition | Miin. | Typ. | Min. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpd2 | Time until the above outputs change after the rise of MCK | 20 |  | 40 | ns |

## 9) H1 and RG waveform characteristics



V DDb $=3.3 \mathrm{~V}$, $\mathrm{Topr}=25^{\circ} \mathrm{C}, \mathrm{H} 1$ and H 2 load capacitance $=100 \mathrm{pF}$, RG load capacitance $=20 \mathrm{pF}$ (Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| trH1 | H1 rise time |  | 10 |  | ns |
| tfH1 | H1 fall time |  | 10 |  | ns |
| trRG | RG rise time |  | 3 |  | ns |
| tfRG | RG fall time |  | 3 |  | ns |

10) I/O pin capacitance
(Within the recommended operating conditions)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIn | Input pin capacitance |  |  | 9 | pF |
| Cout | Output pin capacitance |  |  | 11 | pF |
| Cıo | I/O pin capacitance |  |  | 11 | pF |

## Description of Operation

Pulses output from the CXD2450R are controlled by the RST and DSGAT pins and by the serial interface data shown below. The details of control by the serial interface data and a description of operation are as follows.


The CXD2450R basically loads and reflects the serial interface data sent in the above format in the readout portion at the falling edge of HRI. Here, readout portion specifies the horizontal interval during which V2a and V2b take the ternary level.
There are two types of serial interface data: drive control data and phase adjustment data. Hereafter, these data are distinguished by referring to the former as control data and the latter as adjustment data.
An example of the initialization data for the CXD2450R control data is shown below. This data is based on the Application Circuit Block Diagram, so care should be taken as there are some differences from the RST pin initialization data. Concretely, the internal SSG operates, the XCLPOB and ID pulses are generated, and the $3 / 2 M C K$ pulse is stopped. This data shows the values when the EBCKSM pin is low and D64 to D71 CHKSUM is valid.

| MSB LSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D71 | D70 | D69 | D68 | D67 | D66 | D65 | D64 | D63 | D62 | D61 | D60 | D59 | D58 | D57 | D56 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| D55 | D54 | D53 | D52 | D51 | D50 | D49 | D48 | D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| D39 | D38 | D37 | D36 | D35 | D34 | D33 | D32 | D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D09 | D08 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB |  |  |  |  |  |  | LSB |  |  |  |  |  |  |  |  |
| D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |  |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |

The adjustment data does not normally need to be set. However, when adjustment is difficult due to the system configuration or for other reasons, the data considered most appropriate at that time should be set as the initialization data.

## Control Data

| Data | Symbol | Function | Data $=0 \quad$ Data $=1$ | When a reset |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c} \hline \text { D00 } \\ \text { to } \\ \text { D07 } \end{array}$ | CHIP | Chip switching | See D00 to D07 CHIP. | All 0 |
| $\begin{gathered} \text { D08 } \\ \text { to } \\ \text { D15 } \end{gathered}$ | CTGRY | Category switching | See D08 to D15 CTGRY. | All 0 |
| $\begin{array}{\|c\|} \hline \text { D16 } \\ \text { to } \\ \text { D17 } \end{array}$ | SMD | Electronic shutter mode setting | See D16 to D35 Electronic shutter mode. | All 0 |
| $\begin{gathered} \text { D18 } \\ \text { to } \\ \text { D25 } \end{gathered}$ | Shut.FRM | Electronic shutter vertical interval setting | See D16 to D35 Electronic shutter mode. | All 0 |
| $\begin{array}{\|c\|} \hline \text { D26 } \\ \text { to } \\ \text { D35 } \end{array}$ | Shut.HD | Electronic shutter horizontal interval setting | See D16 to D35 Electronic shutter mode. | All 0 |
| $\begin{gathered} \text { D36 } \\ \text { to } \\ \text { D47 } \end{gathered}$ | - | - | - - | All 0 |
| D48 | EXPOSE | Recording exposure setting switching | OFF ON | 0 |
| $\begin{array}{\|c\|} \hline \text { D49 } \\ \text { to } \\ \text { D50 } \end{array}$ | - | - | - - | All 0 |
| D51 | PSMT | Drive mode switching | Monitoring Recording | 0 |
| D52 | SSGSEL | Internal SSG operation switching | OFF ON | 0 |
| D53 | WENSEL | WEN pulse operation switching | ON OFF | 0 |
| D54 | CLPSEL | XCLPOB pulse operation switching | OFF ON | 0 |
| D55 | IDSEL | ID pulse operation switching | OFF ON | 0 |
| D56 | HMCKSEL | 1/2MCK pulse operation switching | OFF ON | 0 |
| D57 | TMCKSEL | 3/2MCK pulse operation switching | ON OFF | 0 |
| D58 | HMCKREV | 1/2MCK pulse reset polarity switching | Positive polarity Negative polarity | 0 |
| D59 | TMCKREV | 3/2MCK pulse reset polarity switching | Negative polarity Positive polarity | 0 |
| $\begin{gathered} \hline \text { D60 } \\ \text { to } \\ \text { D61 } \end{gathered}$ | DSG | Pulse generation control | See D60 to D61 DSG table. | All 0 |
| $\begin{gathered} \hline \text { D62 } \\ \text { to } \\ \text { D63 } \end{gathered}$ | STB | IC pin status control | See D62 to D63 STB table. | All 0 |
| $\begin{array}{\|c\|} \hline \text { D64 } \\ \text { to } \\ \text { D71 } \end{array}$ | CHKSUM | Check sum bit | See D64 to D71 CHKSUM. | All 0 |

## Detailed Description of Each Data

## D00 to D07 CHIP

The serial interface data is loaded to the CXD2450R when D00 and D07 are 1. However, this assumes that either the EBCKSM pin is low and D64 to D71 CHKSUM is satisfied or the EBCKSM pin is high.

| MSB |  |  |  |  |  | LSB |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Loading to the CXD2450R |

Note that when SEN is shared with other ICs and identification is performed using CHIP-ID, the CXD2450R data must be positioned immediately before the load timing, that is to say at the very end.

## D08 to D15 CTGRY

Of the data provided to the CXD2450R by the serial interface, the CXD2450R loads D16 and subsequent data to the control data register side when D08 is 0 , and to the adjustment data register side when D08 is 1 . However, this assumes that the CXD2450R is selected by CHIP and that either the EBCKSM pin is low and D64 to D71 CHKSUM is satisfied or the EBCKSM pin is high.

| MSB |  |  |  |  | LSB |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| D15 | D14 | D13 | D12 | D11 | D10 | D09 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Loading to the control data register side |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Loading to the adjustment data register side |

Note that the CXD2450R cannot apply both categories simultaneously during the same vertical interval. Also, care should be taken as the data is overwritten even if the same category is applied.

## D16 to D35 Electronic shutter mode

The CXD2450R's electronic shutter mode can be switched as follows by SMD D16 to D17. Handling of the data from D18 to D35 differs according to the mode, and is explained in detail below.

| D17 | D16 | Description of operation |
| :---: | :---: | :--- |
| X | 0 | VSUB stopped mode |
| 0 | 1 | High-speed/low-speed shutter mode |
| 1 | 1 | HTSG control mode |

The electronic shutter data is expressed as shown in the table below using Shut.HD as an example.


## [VSUB stopped mode]

During this mode, the data from D18 to D35 is invalid. The shutter speed is $1 / 60 \mathrm{~s}$ during monitoring drive mode, and $1 / 30$ s during recording drive mode.

## [High-speed/low-speed shutter mode]

During this mode, the data has the following meanings.

| Symbol | Data | Description |
| :---: | :---: | :--- |
| Shut.FRM | D18 to t25 | Shutter speed data (number of vertical intervals) specification |
| Shut.HD | D26 to D35 | Shutter speed data (number of horizontal intervals) specification |

The CXD2450R does not distinguish between the high-speed shutter and low-speed shutter modes. The interval during which Shut.FRM and Shut.HD are specified together is the shutter speed. At this time, Shut.FRM controls the ternary level output at V2a and V2b, and Shut.HD controls the VSUB output. Concretely, when specifying high-speed shutter, Shut.FRM is set to 00h. (See the figure.) During low-speed shutter, or in other words when Shut.FRM is set to 01 h or higher, the serial interface data is not loaded until this interval is finished.
However, care should be taken as the vertical interval indicated here is set in $1 / 60$ s units when the drive mode is monitoring drive mode and $1 / 30$ s units during recording mode. For monitoring drive mode, care should be taken as the Shut.HD value has an offset. This is so that the CXD2450R can obtain basically the same exposure time for the same Shut.HD value during high-speed shutter independent of the drive mode.

Formula for calculating the electronic shutter speed: [Shut.FRM/Shut.HD] (unit: $\mu \mathrm{s}$ )

## Monitoring drive mode:

$T=$ Shut.FRM $* 1.66834 * 10^{4}+\{(20 \mathrm{Ch}-$ Shut.HD $) * 780+447\} * 81.5 * 10^{-3}(000 \mathrm{~h} \leq$ Shut.HD $\leq 20 \mathrm{Ch})$


During monitoring drive mode/low-speed shutter mode

## Recording drive mode:

$\mathrm{T}=$ Shut.FRM $* 3.33667 * 10^{4}+\{(20 \mathrm{Ch}-$ Shut.HD $) * 780+447\} * 81.5 * 10^{-3}(000 \mathrm{~h} \leq$ Shut.HD $\leq 20 \mathrm{Ch})$


During recording drive mode/low-speed shutter mode

Electronic shutter speed table [Shut.FRM/Shut.HD]

| Shut.FRM | Shut.HD | Shutter speed (s) | Calculation results (s) | Shut.FRM | Shut.HD | Shutter speed (s) | Calculation results (s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 h | 20 Ch | $1 / 27000$ | $1 / 27450$ | 00 h | $107 \mathrm{~h}^{* 1}$ | $1 / 60$ | $1 / 60$ |
| 00 h | 20 Bh | $1 / 10000$ | $1 / 10000$ | 01 h | 20 Ch | $1 / 60^{* 2}$ | $1 / 60$ |
| 00 h | 209 h | $1 / 4500$ | $1 / 4403$ | 01 h | 1 D 8 h | $1 / 50^{* 2}$ | $1 / 50$ |
| 00 h | 205 h | $1 / 2000$ | $1 / 2077$ | 02 h | 20 Ch | $1 / 30^{* 2}$ | $1 / 30$ |
| 00 h | 1 FDh | $1 / 1000$ | $1 / 1010$ | 07 h | 18 Bh | $1 / 8^{* 2}$ | $1 / 8$ |
| 00 h | 1 EDh | $1 / 500$ | $1 / 498$ | 09 h | 109 h | $1 / 6^{* 2}$ | $1 / 6$ |
| 00 h | 1 CEh | $1 / 250$ | $1 / 251$ | 00 h | 0 D 2 h | $1 / 50^{* 3}$ | $1 / 50$ |
| 00 h | 18 Fh | $1 / 125$ | $1 / 125$ | 00 h | 083 h | $1 / 40^{* 3}$ | $1 / 40$ |
| 00 h | 16 Fh | $1 / 100$ | $1 / 100$ | 00 h | 000 h | $1 / 30^{* 3}$ | $1 / 30$ |

${ }^{* 1}$ One VSUB pulse is generated for odd fields and two for even fields.
*2 These are the settings during monitoring drive mode.
*3 These are the settings during recording drive mode.
Note) Input prohibited data:
Monitoring drive mode
Recording drive mode and monitoring drive mode

$$
\begin{array}{|l|l|}
\hline 000 \mathrm{~h} & \text { to } \\
\hline 206 \mathrm{~h} \\
\hline 20 \mathrm{Dh} & \text { to } 3 \mathrm{FFh} \\
\hline
\end{array}
$$

## [HTSG control mode]

During this mode, the data from D18 to D35 is invalid.
The ternary level outputs at V2a and V2b are controlled, and the shutter speed is the value obtained by adding the shutter speed specified in the preceding vertical interval to the vertical period during which V2a and V2b are stopped as shown in the figure.


During HTSG control mode

## D48 EXPOSE

0: No operation
1: VSUB for recording exposure is generated.

This control specification is such that one VSUB pulse is always generated during the horizontal interval immediately following the readout portion even if the electronic shutter speed is set to $1 / 60$ s (SMD $=00$ ). This mode is closely related to D51 PSMT, so see D51 regarding the control.

## D51 PSMT

0: Driving is controlled in accordance with monitoring drive mode under the assumption that the vertical/ horizontal sync signals are input.
1: Driving is controlled in accordance with recording drive mode under the assumption that the vertical/ horizontal sync signals are input.

See the timing charts for the vertical/horizontal sync signals in accordance with each mode.
Note that when switching from monitoring drive to recording drive mode, the pixels decimated thus far must be cleaned.
Concretely, this operation is supported by generating VSUB, but the CXD2450R facilitates this control by using D48 EXPOSE. (See the figure.)


Image of switching from monitoring drive mode to recording drive mode

## D52 SSGSEL

0: Internal SSG functions are stopped.
1: Internal SSG functions operate, and FRO and HRO are generated.

When generation is stopped, these pulses are fixed low.

## D53 WENSEL

0: WEN is generated.
1: WEN generation is stopped.
When generation is stopped, operation is the same as for D52 SSGSEL.

## D54 CLPSEL

0 : XCPOB generation is stopped.
1: XCPOB is generated.
When generation is stopped, operation is the same as for D52 SSGSEL.

## D55 IDSEL

0: ID generation is stopped.
1: ID is generated.
When generation is stopped, operation is the same as for D52 SSGSEL.

## D56 HMCKSEL

0: $1 / 2 \mathrm{MCK}$ generation is stopped.
1: $1 / 2 \mathrm{MCK}$ is generated.
When generation is stopped, operation is the same as for D52 SSGSEL.

## D57 TMCKSEL

0: 3/2MCK is generated.
1: $3 / 2 M C K$ generation is stopped.
When generation is stopped, operation is the same as for D52 SSGSEL.

## D58 HMCKREV

$0: 1 / 2 \mathrm{MCK}$ reset when positive polarity.
1: $1 / 2 \mathrm{MCK}$ reset when negative polarity.

## D59 HMCKREV

0: 3/2MCK reset when negative polarity.
1: 3/2MCK reset when positive polarity.

## D60 to D61 DSG

The CXD2450R can apply stop control to the CCD pulses and pulses for the sample-and-hold and analog/digital conversion ICs by setting the DSGAT pin low. Conversely, when the DSGAT pin is set high, the controlled pulses can be switched as follows using the serial interface data.

| D61 | D60 |  |
| :---: | :---: | :--- |
| 0 | 0 | No control performed |
| 0 | 1 | CCD pulse stop control |
| 1 | 0 | Sample-and-hold and analog/digital conversion IC pulse stop control |
| 1 | 1 | CCD pulse and sample-and-hold and analog/digital conversion IC pulse stop control |

Here, CCD pulses refer to the H1, H2, RG, V1, V2a, V2b, V3 and VSUB pulses. Sample-and-hold and analog/digital conversion IC pulses refer to the XSHP, XSHD, XRS, PBLK, XCLPOB, XCLPDM and CLD pulses. See 7) Output timing characteristics using DSGAT of "AC Characteristics" for the stop control status of each pulse.

## D62 to D63 STB

This switches the operating mode as shown below. However, the IC pin status control bit is loaded to the CXD2450R and controlled immediately at the rise of the SEN input.

| D63 | D62 | Symbol | Operating mode |
| :---: | :---: | :--- | :--- |
| $X$ | 0 | CAMERA | Normal operating mode |
| 0 | 1 | SLEEP | Sleep mode*1 |
| 1 | 1 | STNBY | Standby mode |

*1 Mode for the status which does not require CCD drive when playing back recorded data within the system.

The pin status during each mode is shown in the table below.

| Pin | Symbol | CAMERA | SLEEP | STNBY | Pin | Symbol | CAMERA | SLEEP | STNBY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 3MCK | ACT | ACT | ACT | 25 | RST | ACT | ACT | ACT |
| 2 | Vss1 | - |  |  | 26 | Vdd6 | - |  |  |
| 3 | WEN | ACT | L | L | 27 | SSI | ACT | ACT | ACT |
| 4 | ID | ACT | L | L | 28 | SSK | ACT | ACT | ACT |
| 5 | TEST | - |  |  | 29 | SEN | ACT | ACT | ACT |
| 6 | Vod1 | - |  |  | 30 | EBCKSM | ACT | ACT | ACT |
| 7 | XCLPOB | ACT | L | L | 31 | FRO | ACT | ACT | L |
| 8 | Vdd2 | - |  |  | 32 | HRO | ACT | ACT | L |
| 9 | RG | ACT | L | L | 33 | HRI | ACT | ACT | ACT |
| 10 | Vss2 | - |  |  | 34 | FRI | ACT | ACT | ACT |
| 11 | Vss3 | - |  |  | 35 | CLD | ACT | L | L |
| 12 | H1 | ACT | L | L | 36 | Vss5 | - |  |  |
| 13 | H2 | ACT | L | L | 37 | DSGAT | ACT | ACT | ACT |
| 14 | Vdd3 | - |  |  | 38 | MCK | ACT | ACT | L |
| 15 | XCLPDM | ACT | L | L | 39 | VM | - |  |  |
| 16 | Vdd4 | - |  |  | 40 | V1 | ACT | VM | VM |
| 17 | XSHP | ACT | L | L | 41 | V3 | ACT | VM | VM |
| 18 | XSHD | ACT | L | L | 42 | V2a | ACT | VH | VH |
| 19 | XRS | ACT | L | L | 43 | VH | - |  |  |
| 20 | Vss4 | - |  |  | 44 | V2b | ACT | VH | VH |
| 21 | PBLK | ACT | L | L | 45 | VSUB | ACT | VH | VH |
| 22 | 1/2MCK | ACT | L | L | 46 | VL | - |  |  |
| 23 | 3/2MCK | ACT | ACT | L | 47 | OSCO | ACT | ACT | ACT |
| 24 | Vdd5 | - |  |  | 48 | OSCI | ACT | ACT | ACT |

Note) ACT means that the circuit is operating. L indicates a low output level in the controlled status. Also, VH and VM indicate the voltage levels applied to VH (Pin 43) and VM (Pin 39), respectively, in the control status.

## D64 to D71 CHKSUM

This is the check sum bit. Apply the data shown below.

|  | MSB |  |  |  |  |  |  | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |  |
|  | D15 | D14 | D13 | D12 | D11 | D10 | D09 | D08 |  |
|  | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |  |
|  | D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 |  |
|  | D39 | D38 | D37 | D36 | D35 | D34 | D33 | D32 |  |
|  | D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 |  |
|  | D55 | D54 | D53 | D52 | D51 | D50 | D49 | D48 |  |
|  | D63 | D62 | D61 | D60 | D59 | D58 | D57 | D56 |  |
| +) | D71 | D70 | D69 | D68 | D67 | D66 | D65 | D64 | $\rightarrow$ CHKSUM |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\rightarrow$ Reflected when the total is 0 . |

Chart-1 Vertical Direction Timing Chart
뚠 포








* The number of VSUB pulses is determined by the serial interface data. This chart shows the case where Shut.HD = 20Ch and VSUB pulses are generated over the entire horizontal interval.
* Note that R and B of CCDOUT indicate lines containing these components, and do not mean the lead pixel component of that line.


## Vertical Direction Timing Chart <br> 

MODE (Base oscillation frequency: 2340fH) $\begin{aligned} & \text { Applicable CCD image sensor: } \\ & \text { ICX098AK }\end{aligned}$ Monitoring drive mode






 | 1 | 2 | 5 | 6 | 1 | 2 | 5 | 6 | 9 | 10 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |




$\square$
$\square$
$\square$ ! ,
 -
$ш$


요 $>$
5
0
0
0
$\stackrel{y}{1}$
$\stackrel{\infty}{a}$ XCLPOB
xCLPDM
$\sum_{0}$ ㅇ
$\stackrel{\sim}{\text { n }}$
MODE（Base oscillation frequency：2340fh）Applicable CCD image sensor： Recording drive mode 응




Chart-4 Horizontal Direction Timing Chart


* The HRI of this chart is equivalent to HRI' of Chart-7. This HRI indicates the actual CXD2450R load timing.
* The numbers at the output pulse transition points indicate the count at the MCK ( 780 fH ) rise from the fall of HRI,
* The HRI fall interval should be between 3.6 to $9.4 \mu \mathrm{~s}$. This chart shows an interval of $78 \mathrm{ck}(6.3 \mu \mathrm{~s})$.
* VSUB is output at the timing shown above when specified by the serial interface data.
* The ID transition timing is synchronized with the rise of V3. ID is reset low at this timing during the readout horizontal interval
* WEN is output during the horizontal interval shown in Chart-1. The transition timing is the same as that for ID.
MODE (Base oscillation frequency: 2340fh) $\begin{aligned} & \text { Applicable CCD image sensor: } \\ & \text { ICX098AK }\end{aligned}$
Recording drive mode (readout portion)
8
8
$R$
HRI
мск
$\stackrel{\check{\circ}}{\Sigma}$ 도
5
§
V2b

vSUB
pBLK
XCLPOB
XCLPDM
ㅇ
$\underset{3}{2}$
$\begin{array}{ll}\text { MODE (Base oscillation frequency: } 2340 \mathrm{fH} \text { ) } & \text { Applicable CCD image sensor: } \\ \text { Monitoring drive mode } & \text { ICX098AK }\end{array}$


* The HRI of this chart is equivalent to HRI' of Chart-7. This HRI indicates the actual CXD2450R load timing. * The HRI fall interval should be between 3.6 to $9.4 \mu \mathrm{~s}$. This chart shows an interval of $78 \mathrm{ck}(6.3 \mu \mathrm{~s})$.
* VSUB is output at the timing shown above when specified by the serial interface data.
* WEN is
* $R, G$ and $B$ of $H 1$ indicate the output pixel color. In addition to the lines starting from $R$ and $G$ shown above, there are also lines starting from $G$ and $B$.
Chart-6 Horizontal Direction Timing Chart

*The HRI of this chart is equivalent to HRI' of Chart-7. This HRI indicates the actual CXD2450R load timing.
*The numbers at the output pulse transition points indicate the count at the MCK (780fH) rise from the fall of HRI.
* The HRI fall interval should be between 3.6 to $9.4 \mu \mathrm{~s}$. This chart shows an interval of $78 \mathrm{ck}(6.3 \mathrm{\mu s})$.
VSUB is output at the timing shown above when specified by the serial interface data.
The ID transition timing is synchronized with the rise of V3. ID is reset low at this timing during the readout horizontal interval.
*WEN is output during the horizontal interval shown in Chart-2. The transition timing is the same as that for ID.
$\underset{\text { 퐆 }}{ }$
들

5
V2a
8
VSUB
PBLK
XCLPOB
XCLPDM

4Tu4u4u4

포 훞
3MCK
3/2MCK
를 일 도 꼰
㞻
$\stackrel{9}{y_{1}}$
䍗
* HRI' indicates the HRI which is the actual CXD2450R load timing.
* The $3 / 2$ MCK and $1 / 2$ MCK polarities can be inverted by the serial interface data. This chart indicates the status in which $3 / 2$ MCK is negative polarity and $1 / 2$ MCK is positive polarity.


## Application Circuit Block Diagram



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Notes for Power-on

Of the three $-5.5 \mathrm{~V},+15.0 \mathrm{~V}$ and +3.3 V power supplies, be sure to start up the -5.5 V and +15.0 V power supplies in the following order to prevent the VSUB pin of the CCD image sensor from going to negative potential.


Unit: mm
48PIN LQFP (PLASTIC)


NOTE: "*" Dimensions do not include mold protrusion.
DETAIL A
PACKAGE STRUCTURE

| SONY CODE | LQFP-48P-L01 |
| :--- | :---: |
| EIAJ CODE | QFP048-P-0707 |
| JEDEC CODE | - |


| PACKAGE MATERIAL | EPOXY / PHENOL RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER/PALLADIUM |
| PLATING |  |$|$| LEAD MATERIAL | $42 /$ COPPER ALLOY |
| :--- | :--- |
| PACKAGE WEIGHT | 0.2 g |


[^0]:    * Groups of pins enclosed in the figure indicate sections for which power supply separation is possible.

[^1]:    *1 These input pins do not have protective diodes on the internal power supply side.
    *2 These input pins have internal pull-down resistors.
    *3 The above table indicates the condition for 3.3 V drive of low voltage drive blocks.

