## Digital Comb Filter (NTSC)

## Description

The CXD2073Q is an adaptive comb filter compatible with NTSC system, and provide high-precision Y/C separation with a single chip.

## Features

- Y/C separation by adaptive processing
- Horizontal aperture compensation circuit
- 8-bit A/D converter (1 channel)
- 8-bit D/A converter (2 channels)
- One 1 H delay line
- 4 PLL
- Clamp circuit


## Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$, $\left.\mathrm{Vss}=0 \mathrm{~V}\right)$

- Supply voltage

$$
\begin{array}{lll}
\text { DVDD } & \text { Vss }-0.5 \text { to }+7.0 & \mathrm{~V} \\
\text { DAVD } & \text { Vss }-0.5 \text { to }+7.0 & \mathrm{~V}
\end{array}
$$

$$
\text { ADVD Vss }-0.5 \text { to }+7.0 \quad \mathrm{~V}
$$

$$
\text { PLVD Vss }-0.5 \text { to }+7.0 \quad \text { V }
$$

- Input voltage $\quad \mathrm{V}$ Vss -0.5 to $\mathrm{VDD}+0.5 \mathrm{~V}$
- Output voltage Vo Vss -0.5 to VDD +0.5 V
- Operating temperature
Topr $\quad-20$ to $+75 \quad{ }^{\circ} \mathrm{C}$
- Storage temperature

$$
\text { Tstg } \quad-55 \text { to }+150 \quad{ }^{\circ} \mathrm{C}
$$

## Recommended Operating Conditions

- Supply voltage

| DVDD | $5.0 \pm 0.25$ | V |
| :--- | :--- | :--- |
| DAVD | $5.0 \pm 0.25$ | V |
| ADVD | $5.0 \pm 0.25$ | V |
| PLVD | $5.0 \pm 0.25$ | V |

- Operating temperature

Topr $\quad-20$ to $+75 \quad{ }^{\circ} \mathrm{C}$


## Structure

Silicon gate CMOS IC

## Applications

Y/C separation for color TVs and VCRs

Pin Configuration (Top View)


## Block Diagram



Pin Description

| Pin No. | Symbol | I/O | Description |
| :---: | :---: | :---: | :---: |
| 1 | ADIN | 1 | Comb filter analog input (A/D converter input) |
| 2 | ADVS | - | Analog ground for A/D converter |
| 3 | ADVD | - | Analog power supply for A/D converter (+5V) |
| 4 | ACO | 0 | Analog chroma signal output |
| 5 | NC | - | Leave this pin open. |
| 6 | DAVD | - | Analog power supply for D/A converter (+5V) |
| 7 | AYO | 0 | Analog luminance signal output |
| 8 | DAVS | - | Analog ground for D/A converter |
| 9 | VRF | 1 | D/A converter VRF (reference voltage). Sets the full-scale value for D/A converter. |
| 10 | VG | 0 | Connect to DAVD via a capacitor of approximately $0.1 \mu \mathrm{~F}$. |
| 11 | VB | 0 | Connect to DAVS via a capacitor of approximately $0.1 \mu \mathrm{~F}$. |
| 12 | IRF | 0 | Connect a resistor of 16 times (16R) that of the output resistor "R" of AYO pin. |
| 13 | INIT | 1 | Test. Normally, fix to Low. |
| 14 15 | MOD2 MOD1 | 1 | Y/C separation status setting pins     <br> MOD2 MOD1 Adaptive processing mode   <br> L L BPF separation fixed mode   <br> L H Ythrough mode   <br> H H Simple comb mode   |
| 16 | APCN | 1 | Aperture compensation switching <br> L: Aperture compensation OFF <br> H: Aperture compensation ON |
| 17 | TST3 | 0 | Test. Normally, leave this pin open. |
| 18 | DVss | - | Digital ground |
| 19 | DVDD | - | Digital power supply ( +5 V ) |
| 20 | NC | - | Leave this pin open. |
| 21 | DVDD | - | Digital power supply ( +5 V ) |
| 22 | DVss | - | Digital ground |
| 23 | TST2 | 0 | Test. Normally, leave this pin open. |
| 24 | TST1 | 1 | Test. Normally, fix to Low. |
| 25 | FIN | I | FSC clock input. Input burst-locked fsc when PLL is used. Input burst-locked 4fsc when PLL is not used. |
| 26 | CKSL | 1 | PLL control. <br> L: Clock, which is input to FIN, is supplied internally when PLL is not used. <br> H: 4fsc of VCO oscillation output is supplied to internal clock when PLL is used. |
| 27 | CPO | 0 | Phase comparison output for built-in PLL. Leave this pin open when PLL is not used. |
| 28 | VCV | 1 | Built-in VCO oscillation control voltage input. Connect to PLVS when PLL is not used. |
| 29 | PLVD | - | PLL power supply (+5 V) |
| 30 | PLVS | - | PLL ground |
| 31 | CLPEN | 1 | Clamp enable <br> L : Clamp function is enabled. <br> H : Clamp function is disenabled. |
| 32 | CLPO | 0 | Connect to ADIN when clamp circuit is used. Leave this pin open when clamp circuit is not used. |

Electrical Characteristics
$\left(\mathrm{VdD}=5 \pm 0.25 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | DVdd | - | 4.75 | 5.0 | 5.25 | V |
|  | ADVD |  |  |  |  |  |
|  | DAVD |  |  |  |  |  |
|  | PLVD |  |  |  |  |  |
| Operating temperature | Topr | - | -20 | - | +75 | ${ }^{\circ} \mathrm{C}$ |
| Supply current | IDD | Clock 14MHz | - | - | 60 | mA |
| High level input voltage | VIH | CMOS level | Vdd $\times 0.7$ | - | VDD | V |
| Low level input voltage | VIL | CMOS level | Vss | - | Vdd $\times 0.3$ | V |
| High level output voltage | Voh | $\mathrm{IOH}=-2 \mathrm{~mA}$ | Vdd - 0.8 | - | Vdd | V |
| Low level output voltage | Vol | $\mathrm{loL}=4 \mathrm{~mA}$ | Vss | - | 0.4 | V |
| Logical Vth | LVth |  | - | Vdd/2 | - | V |
| Input voltage | VIN | FIN (Pin 25) | 0.5 | - | VDD | Vp-p |
| Feedback resistor | Rfb |  | 250k | 1M | 2.5M | $\Omega$ |

A/D Converter Characteristics
$\left(\mathrm{VDD}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=10 \mathrm{MHz}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | n |  | - | 8 | - | bit |
| Max. conversion speed | fmax |  | 14.3 | - | - | MSPS |
| Analog input band width | BW | -3 dB | - | 18 | - | MHz |
| Input bias | BOTTOM |  | 0.48 | 0.52 | 0.56 | V |
|  | TOP - BOTTOM |  | 1.96 | 2.08 | 2.22 | V |
| Output data delay | tpd |  | - | - | 45 | ns |
| Differential linearity error | Ed |  | -1.0 | - | +1.0 | LSB |
| Integral linearity error | EL |  | -3.0 | - | +3.0 | LSB |

D/A Converter Characteristics
$\left(\mathrm{VDD}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{RF}}=2 \mathrm{~V}, \mathrm{IRF}=3.3 \mathrm{k} \Omega, \mathrm{R}=200 \Omega, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=10 \mathrm{MHz}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | n |  | - | 8 | - | bit |
| Max. conversion speed | fmax | - | 14.3 | - | - | MSPS |
| Differential linearity error | Ed | - | -0.8 | - | +0.8 | LSB |
| Integral linearity error | EL | - | -2.0 | - | +2.0 | LSB |
| Output full-scale voltage | VFS | - | 1.805 | 1.90 | 1.995 | V |
| Output full-scale current | IFs | - | - | 9.5 | 15 | mA |
| Output offset voltage | Vos | - | - | - | 1.0 | mV |
| Precision guaranteed <br> output voltage range | Voc | - | 1.8 | - | 2.1 | V |

## Clamp

$\left(\mathrm{VDD}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=10 \mathrm{MHz}\right)$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Clamp level $^{* 1}$ | CLV |  | - | 0.67 | - | V |

*1 Sync tip clamp

## Description of Functions

- Horizontal aperture compensation

Compensates aperture degradation accompanied by D/A conversion.
This compensation is effective for the following modes; adaptive processing, $Y$ through, and simple comb modes.

- Adaptive processing mode

This mode detects interline correlation, switches between comb filter processing and BPF processing, and operates Y/C separation.

- Y through mode

The composite video signal input from ADIN (Pin 1) is A/D converted. It is also D/A converted, and then output from AYO (Pin 7).
At this time, the output of ACO ( $\operatorname{Pin} 4$ ) is the same output as that of adaptive processing mode.

- BPF mode

C signal is generated by passing composite video signal through BPF.
$Y$ output is a signal in which the $C$ signal generated is subtracted from input composite video signal.

- Simple comb mode

Y/C separation is operated by the comb filter processing forcibly.

| Modes | MOD1 (Pin 15) | MOD2 (Pin 14) |
| :--- | :---: | :---: |
| Adaptive processing mode | L | L |
| Y through mode | L | H |
| BPF mode | H | L |
| Simple comb mode | H | H |

## Application Circuit for D/A Converter



- Method of selecting output resistance

The CXD2073Q has a built-in current output-type D/A converter. To obtain the output voltages, connect resistors to AYO and ACO pins.

$$
\text { VFS }=\mathrm{IFS} \times \mathrm{R}
$$

Here, VFS is output full-scale voltage, IFS is output full-scale current, and R is the output resistance connected to each IO.
In addition, connect a resistance of 16 times the output resistor to the reference current pin IRF. In the case where the value comes to be impractical, use a value of resistance as close to the value calculated as possible. At that time,
$V F S=V R F \times 16 \times R / R^{\prime}$.
$R$ is the output resistance connected to each IO, R' is the resistance connected to IRF, and VRF is the VRF pin voltage. Power consumption can be reduced by using higher resistance values, but then glitch energy and data settling time increase contrastingly. Select optimum resistance values according to the system applications.
In case of the circuit above, $\mathrm{VFS}=2[\mathrm{~V}] \times 16 \times 0.2 \mathrm{k} / 3.3 \mathrm{k} \approx 1.93[\mathrm{~V}], \mathrm{IFS}=1.93 / 0.2 \mathrm{k} \approx 9.65[\mathrm{~mA}]$.

## Notes on Operation

- Power supply, ground

Separate the analog and digital systems around the device to reduce noise effect. Both analog and digital Vdd are respectively bypassed to Vss as close to these Vdd and Vss pins as possible through ceramic capacitors of approximately $0.1 \mu \mathrm{~F}$.
Also, layout the power supply and ground pattern of the board substrate as wide as possible to lower impedance.

## - Clock

Use the burst-locked clock. Separate the clock line on the board substrate as far as possible from analogrelated pins, analog power supply, and analog ground.

## External Connection



## Selected Pins

| Pin No. | Symbol | H | L |
| :---: | :--- | :--- | :--- |
|  |  | Combination of MOD1 and MOD2 (MOD1, MOD2)(L, L) Normal mode <br> (L, H) Y through mode |  |
| 14 | MOD2 |  | (H, L) BPF mode <br> (L, H) Simple comb mode |
| 15 | MOD1 |  |  |
| 16 | APCN | Horizontal aperture compensation ON | Horizontal aperture compensation OFF |
| 26 | CKSL | Internal quadruple PLL is used | Internal quadruple PLL is not used |
| 31 | CLPEN | Internal clamp is not used | Internal clamp is used |

## Application Circuit

(1) In case that fsc is used as clock


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.
(2) In case that 4fsc is used as clock


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

32PIN QFP (PLASTIC)


| SONY CODE | QFP-32P-L01 |
| :--- | :---: |
| EIAJ CODE | *QFP032-P-0707-A |
| JEDEC CODE | - |


| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE WEIGHT | 0.2 g |

