## SONY. CXA1114P/M/CXA1434P

## Audio Video Switch Compatible with $I^{2} \mathrm{C}$ Bus

## Description

The CXA1114P and CXA1434P are bipolar ICs developed as audio video switches for the $I^{2} \mathrm{C}$ bus.

## Features

- Serial control through $\mathrm{I}^{2} \mathrm{C}$ bus
- 4 channels for input and 3 channels for outpu
- The 3 channels for output are respectively independent and allow for input selection at will
- Video and audio switches are independently controllable
- Corresponds to mutual dubbing and simultaneous broadcasting
- Built-in amplifier with gain $=6 \mathrm{~dB}$ for both video and audio systems
- Wide band video amplifier ( $15 \mathrm{MHz}-3 \mathrm{~dB}$ )
- Slave address for CXA1114 and CXA1434 differ CXA1114: $90 \mathrm{H}, \mathrm{CXA1434:96H}$



## Functions

Input channels $\quad$ Video input 4 channels
$\left\{\begin{array}{l}\text { Video input input, STEREO } 4 \text { channels }\end{array}\right.$
Output channels \{Video output 3 channels
Audio output, STEREO 3 channels
Each output features a built-in 6 dB gain amplifier.
Output at the 3 channels can independently select an input at will.

## Structure

Bipolar silicon monolithic IC
Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

- Supply voltage Vcc 12
- Operating temperature Topr -20 to $+75{ }^{\circ} \mathrm{C}$
- Storage temperature $\quad \mathrm{Tstg}-65$ to $+150^{\circ} \mathrm{C}$
- Allowable power dissipation PD 830 mW (CXA1114P/CXA1434P) 570 mW (CXA1114M)

Operating Supply Voltage Range
$\mathrm{Vcc}+810+10 \quad \mathrm{~V}$

## Block Diagram



- $2-$


## Pin Configuration (Top View)



Pin Description

| No. | Symbol | Voltage | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | BIAS | 4.6 V | (1) | Builds up Vcc/2 that becomes the internal bias reference. Supply ripple is suppressed by installing a capacitor. Cut off frequency is supplied through, $f_{0}=\frac{1000}{2 \pi \times 11 \times C(\mu F)}[H z]$ |
| $\begin{gathered} \hline 2 \\ 4 \\ 6 \\ 28 \end{gathered}$ | VIDEO 1 IN <br> VIDEO 2 IN <br> VIDEO 3 IN <br> TV.VIDEO IN | 4.5 V |  | Video $1,2,3$, and TV video input pins |
| 3 | Vcc | 9.0 V |  | Power supply pin |


| No. | Symbol | Voltage | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 5 \\ 24 \\ 07 \end{gathered}$ | GND(AUDIO) <br> GND(DIGITAL) <br> GND(VIDEO) |  |  | Audio, digital and video GND pins |
| $\begin{gathered} \hline 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \end{gathered}$ | AUDIO $1 \operatorname{IN}(\mathrm{~L})$ AUDIO $1 \operatorname{IN}(\mathrm{R})$ AUDIO $2 \operatorname{IN}(\mathrm{~L})$ AUDIO $2 \operatorname{IN}(\mathrm{R})$ AUDIO $3 \operatorname{IN}(\mathrm{~L})$ AUDIO $3 \operatorname{IN}(\mathrm{R})$ TV AUDIO IN(L) TV AUDIO IN(R) | 4.6 V |  | Input pins for 1,2,3 audio, the TV audio and their respective $L$ and $R$ channels |
| $\begin{aligned} & 15 \\ & 16 \\ & 17 \\ & 18 \\ & 19 \\ & 20 \end{aligned}$ | TV AUDIO OUT(L) <br> TV AUDIO OUT(R) <br> AUDIO 1 OUT(L) <br> AUDIO 1 OUT(R) <br> AUDIO 2 OUT(L) <br> AUDIO 2 OUT(R) | 4.6 V |  | Output pins for 1,2 audio, the TV audio and their respective $L$ and $R$ channels |
| 21 | SCL | - |  | SCL (Serial Clock Line) of $I^{2} \mathrm{C}$ bus standards. Threshold level is set to approx. 2.3V. |
| 22 | SDA | - |  | SDA (Seria! Data Line) of $\mathrm{I}^{2} \mathrm{C}$ bus standards. Threshold level is set to approx. 2.3V. |


SONY CXA1114P/M/CXA1434P

Electrical Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=9 \mathrm{~V}$ See Fig. 1 to 10)

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Consumption <br> current | Icc | Vcc=9V, No signal, No load <br> (Fig.1) | 20 | 35 | 50 | mA |
| BIAS | Vcc/2 | Vcc=9V, No signal, No load | 4.2 | 4.6 | 5.0 | $V$ |

(Video system)

| l/O pin voltage | Vvpin | Vcc=9V, No signal, No load | 4.1 | 4.5 | 4.9 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency <br> characteristics | Fbwv | With input at 0.3 Vp -p and <br> output at 100 kHz set to 0 dB. <br> Test input frequency when <br> output level reaches -3 dB. <br> (Fig.2) | 10 | 15 | - | MHz |
| Gain | GVv | $\mathrm{f}=100 \mathrm{kHz}, 0.3 \mathrm{Vp}-\mathrm{p}$ input (Fig.2) | 5.5 | 6.0 | 6.5 | dB |
| Input dynamic <br> range | Vdv | At 100 kHz max input level <br> when distortion < $1.0 \%$ (Fig.2) | 2.0 | 3.0 | - | $\mathrm{Vp} \cdot \mathrm{p}$ |
| Crosstalk <br> between video <br> outputs | Vctv | f=4.43MHz, IVp-p input (Fig.2) | - | -55 | -50 | dB |
| Input <br> resistance | Rinv | Tested at DC (Fig.5) | 7 | 11 | 15 | $\mathrm{k} \Omega$ |
| Ripple <br> rejection ratio | RRv | $\mathrm{f}=100 \mathrm{~Hz}, 0.3 \mathrm{Vp}-\mathrm{p}$ added to Vcc <br> (Fig.7) | - | -35 | -30 | dB |
| Output <br> impedance | Rov | $\mathrm{f=100kHz,5Vp-p} \mathrm{input} \mathrm{(Fig.3)}$ | - | 12 | 30 | $\Omega$ |

(Audio system)

| I/O pin voltage | Vapin | Vcc=9V, no signal, No load | 4.4 | 4.6 | 4.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency characteristics | Fbwa | With 1 Vp-p input, 1 kHz output as 0 dB , an input frequency where -3 dB is obtained. (Fig.9) | 100 | - | - | kHz |
| Gain | Gva | $\mathrm{f}=1 \mathrm{kHz}, 1 \mathrm{Vp}-\mathrm{p}$ input (Fig.9) | 5.5 | 6.0 | 6.5 | dB |
| Total harmonic distortion | THD | $\mathrm{f}=1 \mathrm{kHz}, 2.2 \mathrm{Vp}-\mathrm{p}$ input (Fig.8) | - | 0.06 | 0.2 | \% |
| Input dynamic range | $\mathrm{Vd} A$ | At 1 kHz max input level when distortion < 1.0\% (Fig.9) | 2.8 | 3.0 | - | Vp-p |
| Crosstalk between audio outputs | Vcta | $\mathrm{f}=1 \mathrm{kHz}, 1 \mathrm{Vp}$-p input (Fig.9) | - | -90 | -75 | dB |
| Input resistance | Rina | Tested at DC (Fig.6) | 25 | 30 | 40 | K $\Omega$ |
| Ripple rejection ratio | RRA | $\mathrm{f}=100 \mathrm{~Hz}, 0.3 \mathrm{Vp}-\mathrm{p}$ added to Vcc (Fig.7) | - | -50 | -40 | dB |
| Output impedance | Roa | $\mathrm{f}=1 \mathrm{kHz}, 5 \mathrm{Vp}$-p input (Fig.4) | - | 12 | 30 | $\Omega$ |


| Output DC <br> offset | Voff | Offset with regards to mute in <br> respective modes. (Fig.9) | - | 6.0 | 25.0 | mV |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Residual noise | $V V_{\mathrm{A}}$ | fCL=300Hz, fch=19kHz, 40dB <br> amplifier connected. (Fig.10) | - | 0.8 | 5.0 | mV |

(Logic system) Fig. 11

| High level input voltage | VIH |  | 3.0 | - | 5.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low level input voltage | Vit |  | 0 | - | 1.5 | V |
| Low level output voltage | Vol | During SDA, 3mA flow in | 0 | - | 0.4 | V |
| Clock frequency | fscl |  | 0 | - | 100 | kHz |
| Min. waiting time for data modification | tBuF |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| Min. waiting time for start of data transfer | tho:STA |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Low leve! clock pulse width | tlow |  | 4.7 | - | - | $\mu \mathrm{S}$ |
| High level clock pulse width | thigh |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Min. waiting time for start preparation | tsu:STA |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| Min. data hold time | thd:dat |  | 5 | - | - | $\mu \mathrm{s}$ |
| Min. data preparation time | tsu:dat |  | 250 | - | - | ns |
| Rise time | tr |  | - | - | 1 | $\mu \mathrm{s}$ |
| Fall time | tF |  | - | - | 300 | ns |
| Min. stop reparation time | tsu:Sto |  | 4.7 | - | - | $\mu \mathrm{S}$ |

Electrical Characteristics Test Circuit


Fig. 1


Fig. 2

- 8 -


Fig. 3


Fig. 4
-9-


Fig. 5


Fig. 6

- 10 -


Fig. 8
-11-


Fig. 9


Fig. 10

- 12 -


## ${ }^{12} C$ BUS Control signal



Fig. 11

## SONY

## Operation

The CXA1114 and CXA1434 are used for audio and video selection. These IC's feature 4 channels for video input, 4 for audio stereo input, 3 channels for video output and 3 for audio stereo output. Respective ouputs have built-in amplifiers of approx. 6dB
The respective audio and video outputs ( $L$ and $R$ channels make a set) can independently select the desired input. This is executed through $I^{2} \mathrm{C}$ bus.

1) $1^{2} C$ Bus

The $I^{2} \mathrm{C}$ bus (Inter IC bus) is a bus system inside the equipment developed by Philips. Start, Stop, Data transfer, Sync and Collision prevention can be executed through two lines, SDA and SCL. The output of respective ICs is either an open collector or an open drain shaped into a wired OR to form the bus line. The bus signal structure is shown below.


S:Start Condition...High to Low transition of SDA when SCL is at High. P:Stop Condition...Low to High transition of SDA when SCL is at High. A:Acknowledge...Reply signal coming from slave.

Data is transferred by MSB first. 8 bits in one unit. After that acknowledge (A) is set on to confirm the signal from slave. Normally slave *1 ICs take in data with the rising edge of SCL while Master *2 ICs change data with the falling edge of SCL. The actual data format of CXA1114 and CXA1434 is shown below.

| S | Slave address <br> $90 H / 96 H$ | A | DATA0 | A | DATA1 | A | DATA2 | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Slave address is proper to the IC and is assigned to each IC according to its functions. From the 8 bits the upper 7 bits are proper addresses while the last bit is allocated to R/W. This R/W bit turns to Read *3 at 1 and Write *4 at 0 . For the CXA1114/CXA1434, 90 H and 96 H are assigned as slave addresses. (Write only as there is no Read mode.)
*1 Slave: ICs controlled by the Master. Normally all ICs except microcomputers are slaves
*2 Master: Indicates ICs that control, such as microcomputers and the like.
*3 Read: Mode in which Master reads out data from Slave.
*4 Write: Mode in which data is written out from Master to Slave.
2) Control

The CXA1114/CXA1434 control is performed by writing 3 bytes of data into 3 control registers composed of 8 bits (actually 6 bits since 2 bits are empty) that control the output selection of 3 systems. First byte data performs the input selection of TV OUT, second byte data that of VIDEO1 OUT and third byte data that of VIDEO 2OUT, respectively. Slave address for CXA1114/CXA1434 is $90 \mathrm{H} / 96 \mathrm{H}$ in write mode only.


S: Start condition
A: Acknowledge emitted by slave (CXA1114/CXA1434)
$P$ : $\quad$ Stop condition
Structure of Respective Control Reg̣isters (DATA 0 to 2)


* b7, b3 undefined
* At Power On all bits turn to "0". (Power On Reset function)

Video switch control

| VM | VS1 | VS0 | Output pin |
| :---: | :---: | :---: | :---: |
| 0 | $x$ | $\times$ | Mute (blanking) |
| 1 | 0 | 0 | TV VIDEO IN |
| 1 | 0 | 1 | VIDEO 1 IN |
| 1 | 1 | 0 | VIDEO2 $\mathbb{N}$ |
| 1 | 1 | 1 | VIDEO3 $\mathbb{N}$ |

Audio switch control

| AM | AS1 | AS0 | Output pin |
| :---: | :---: | :---: | :---: |
| 0 | $\times$ | $\times$ | Mute |
| 1 | 0 | 0 | TV AUDIO IN |
| 1 | 0 | 1 | AUDIO1 IN |
| 1 | 1 | 0 | AUDIO2 IN |
| 1 | 1 | 1 | AUDIO3 $\mathbb{N}$ |

## 3) Control Data Example

| Input selection <br> Output pin |  | Video input | Audio input |
| :---: | :---: | :---: | :---: |
| TV•Video TV sound | ouptut | Video 1 | TV sound |
| Video 1 <br> Video 1 sound | output | Video 2 | Video 1 sound |
| Video 2 <br> Video 2 sound | output | Video 3 | Video 2 sound |

To select the above the control codes to be used are

| TV-Video TV sound | output | 101 | 100 |  |
| :---: | :---: | :---: | :---: | :---: |
| Video 1 <br> Video 1 sound | output | 110 | 101 | control code |
| Video 2 <br> Video 2 sound | output | 111 | 110 |  |

For the $\mathrm{I}^{2} \mathrm{C}$ bus, after the slave adress $90 \mathrm{H} / 96 \mathrm{H}$ for CXA1114/ CXA1434, the 3 bytes data transfer is performed: ( $x$ bit is not defined. Either 1 or 0 will do.)

$$
\backsim \begin{aligned}
& \times 101 \times 100 \\
& - \text { first byte }
\end{aligned}, \quad \begin{aligned}
& \times 110 \times 101 \\
& \text { second byte }
\end{aligned}, \quad \begin{gathered}
\times 111 \times 110 \\
\text { third byte }
\end{gathered}
$$

That is for CXA1114 $90 \mathrm{H}, 54 \mathrm{H}, 65 \mathrm{H}, 76 \mathrm{H}$ (When $\mathrm{x}=0$ )
or for CXA1434 $\quad 90 \mathrm{H}, \mathrm{DCH}^{2}$, EDH, FEH (When $x=1$ )
either can be transferred

Application Circuit


## Notes on Operations

As these ICs utilize video, audio and digital signals, the following points should be taken into consideration.

1) On both video and audio systems, the wiring may cause crosstalk. An effective measure would be to separate input by using an earth line on the P.C.B
2) When control is performed through $I^{2} C$ bus, once it is set on, as long as there is no change in the data (with Power OFF, it is called off however), the condition at which it is set, is kept on. To avoid noise caused by SCL, SDA clocks and data transfer, it is recommended to temporarily stop the master, except during input selection.
3) Pin 1 provides bias. By installing a capacitor here and effective suppression of power supply ripple is obtained.
Here the cut off frequency obtained is $f_{0}=\frac{1000}{2 \pi \times 11 \times C(\mu F)}[H z]$
4) Keep the bypass capacitor for the power supply near Pin 3 .

## Characteristics Diagram

Video amplifier gain vs. Frequency


Video amplifier output vs. Rectangular wave input


Audio amplifier gain vs. Frequency


Audio amplifier output vs. Rectangular wave input

Audio amplifier distortion vs. Input amplitude


- 19-


## Package Outline Unit: mm

## CXA1114P

CXA1434P


CXA1114M


Purchase of Sony's $I^{2} C$ components conveys a license under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specifications as defind by Philips.

$$
-20-
$$

