

# CS51227

## Enhanced Voltage Mode PWM Controller

The CS51227 is a fixed frequency, single output PWM controller using feed forward voltage mode control. Feed forward control provides superior line regulation and line transient response. This PWM controller has been optimized for high frequency primary side control operation. It has undervoltage lockout with 4.7 V start up voltage and 75  $\mu$ A start up current. One external capacitor can program the switching frequency up to 1.0 MHz. The protection features include pulse-by-pulse current limit with leading edge blanking and thermal shutdown. The CS51227 is available in 8 lead SO narrow surface mount package.

### Features

- 1.0 MHz Frequency Capability
- 4.7 V Start-Up Voltage
- Fixed Frequency Voltage Mode Operation with Feed Forward
- Undervoltage Lockout
- 75  $\mu$ A Start-Up Current
- Thermal Shutdown
- 1.0 A Sink/Source Gate Drive
- Pulse-By-Pulse Current Limit with Leading Edge Blanking
- 50 ns GATE Rise and Fall Time (1.0 nF Load)
- Maximum Duty Cycle Over 85%
- Programmable Volt-Second Clamp




**ON Semiconductor™**

<http://onsemi.com>



SO-8  
D SUFFIX  
CASE 751

### PIN CONNECTIONS AND MARKING DIAGRAM



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
CS51227ED8	SO-8	95 Units/Rail
CS51227EDR8	SO-8	2500 Tape & Reel

## CS51227




Figure 1. Applications Diagram, 5.0 V to 12 V/2.0 A Boost Converter

### MAXIMUM RATINGS\*

Rating	Value	Unit
Operating Junction Temperature, $T_J$	150	°C
Storage Temperature Range, $T_S$	-65 to +150	°C
ESD Susceptibility (Human Body Model)	2.0	kV
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 1)	230 peak
		°C

1. 60 second maximum above 183°C.

\*The maximum package power dissipation must be observed.

### MAXIMUM RATINGS

Pin Name	Pin Symbol	$V_{MAX}$	$V_{MIN}$	$I_{SOURCE}$	$I_{SINK}$
Gate Drive Output	GATE	20 V	-0.3 V	1.0 A Peak, 200 mA DC	1.0 A Peak, 200 mA DC
Current Sense Input	$I_{SENSE}$	6.0 V	-0.3 V	1.0 mA	1.0 mA
Timing Capacitor	CT	6.0 V	-0.3 V	1.0 mA	10 mA
Feed Forward	FF	6.0 V	-0.3 V	1.0 mA	25 mA
Error Amp Output	COMP	6.0 V	-0.3 V	10 mA	20 mA
Feedback Voltage	$V_{FB}$	6.0 V	-0.3 V	1.0 mA	1.0 mA
Power Supply	$V_{CC}$	20 V	-0.3 V	10 mA	1.0 A Peak, 200 mA DC
Ground	GND	N/A	N/A	1.0 A Peak, 200 mA DC	N/A

# CS51227

## ELECTRICAL CHARACTERISTICS: (–40°C < T<sub>A</sub> < 85°C, –40°C < T<sub>J</sub> < 125°C, 4.7 V < V<sub>CC</sub> < 18 V

C<sub>T</sub> = 390 pF; unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
----------------	-----------------	-----	-----	-----	------

### Start/Stop Voltages

Start Threshold	–	4.4	4.5	4.7	V
Stop Threshold	–	3.2	3.8	4.2	V
Hysteresis	Start – Stop	300	700	1400	mV
I <sub>CC</sub> @ Startup	V <sub>CC</sub> < UVL Start Threshold	–	38	75	μA

### Supply Current

I <sub>CC</sub> Operating	No Load	–	10	16	mA
---------------------------	---------	---	----	----	----

### Overcurrent Protection

Overcurrent Threshold	Ramp I <sub>SENSE</sub>	0.27	0.30	0.33	V
I <sub>SENSE</sub> to GATE Delay	V <sub>FB</sub> = 0.5 V (no blanking)	–	60	125	ns

### Error Amp

Reference Voltage	V <sub>FB</sub> connected to COMP	1.234	1.263	1.285	V
V <sub>FB</sub> Input Current	V <sub>FB</sub> = 1.25 V	–	1.3	2.0	μA
Open Loop Gain	Note 2	60	90	–	dB
Unity Gain Bandwidth	Note 2	1.5	2.5	–	MHz
COMP Sink Current	COMP = 1.4 V, V <sub>FB</sub> = 1.45 V	3.0	12	32	mA
COMP Source Current	COMP = 1.4 V, V <sub>FB</sub> = 1.15 V	1.0	1.7	2.4	mA
COMP High Voltage	V <sub>FB</sub> = 1.15 V	2.8	3.1	3.4	V
COMP Low Voltage	V <sub>FB</sub> = 1.45 V	75	150	300	mV
PSRR	Freq = 120 Hz, Note 2	60	85	–	dB

### Oscillator

Frequency Accuracy	–	200	235	270	kHz
Max Duty Cycle	–	85	90	95	%
Peak Voltage	Note 2	1.99	2.05	2.11	V
Valley Clamp Voltage	–	0.90	0.95	1.00	V
Valley Voltage	Note 2	0.90	0.95	1.00	V
Discharge Current	–	0.85	1.00	1.15	mA
Charge Current	–	95	115	135	μA

### Gate Driver

High Saturation Voltage	V <sub>CC</sub> – V <sub>GATE</sub> , V <sub>CC</sub> = 10 V, I <sub>SOURCE</sub> = 150 mA	–	1.5	2.0	V
Low Saturation Voltage	V <sub>GATE</sub> , I <sub>SINK</sub> = 150 mA	–	1.2	1.5	V
High Voltage Clamp	–	11	13.5	16	V
Output UVL Leakage	V <sub>GATE</sub> = 0 V	–	1.0	50	μA
Rise Time	1.0 nF Load, V <sub>CC</sub> = 18 V, 1.0 V < V <sub>O</sub> < 9.0 V	–	32	50	ns
Fall Time	1.0 nF Load, V <sub>CC</sub> = 18 V, 9.0 V < V <sub>O</sub> < 1.0 V	–	25	50	ns
Max GATE Voltage @ UVL	I <sub>LOAD</sub> = 100 μA	0.4	0.7	1.5	V

2. Guaranteed by design, not 100% tested in production.

## CS51227

### ELECTRICAL CHARACTERISTICS: (continued) ( $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ , $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ , $4.7\text{ V} < V_{CC} < 18\text{ V}$ )

$C_T = 390\text{ pF}$ ; unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
----------------	-----------------	-----	-----	-----	------

#### Feed Forward (FF)

Discharge Voltage	$I_{FF} = 2.0\text{ mA}$	–	0.3	0.7	V
Discharge Current	$FF = 1.0\text{ V}$	2.0	16	30	mA
FF to GATE Delay	–	50	75	125	ns
FF Max Voltage	$V_{FB} = 1.15\text{ V}$	1.7	1.8	1.9	V

#### Blanking

Blanking Time	–	50	150	250	ns
COMP Blanking Disable Threshold	$V_{FB} < 1.0\text{ V}$	2.8	3.0	3.3	V

#### Thermal Shutdown

Thermal Shutdown	Note 3	125	150	180	$^{\circ}\text{C}$
Thermal Hysteresis	Note 3	5.0	10	15	$^{\circ}\text{C}$

3. Guaranteed by design, not 100% tested in production.

### PACKAGE PIN DESCRIPTION

PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
SO-8		
1	GATE	External power switch driver with 1.0 A peak capability. Rail-to-rail output occurs when the capacitive load is between 470 pF and 10 nF.
2	$I_{SENSE}$	Current sense comparator input.
3	FF	PWM ramp.
4	CT	Timing capacitor $C_T$ determines oscillator frequency.
5	$V_{FB}$	Feedback voltage input. Connected to the error amplifier inverting input.
6	COMP	Error amplifier output.
7	GND	Ground.
8	$V_{CC}$	Supply voltage.




Figure 2. Block Diagram

## THEORY OF APPLICATION

### THEORY OF OPERATION

#### Feed Forward Voltage Mode Control

In conventional voltage mode control, the ramp signal is fixed and often generated by the oscillator. The output voltage is the only feedback path for regulation against load and line variations. Feed forward voltage mode uses the ramp signal driven by the input line, as shown in Figure 3. Therefore, the ramp signal responds immediately to line change. At the start of each switch cycle, the FF pin capacitor is charged up through a resistor connected to the input line. Meanwhile, the Gate output is turned on to drive an external power switching device. When the FF pin voltage reaches the error amplifier output  $V_{COMP}$ , the PWM comparator turns off the Gate and the FF pin capacitor is quickly discharged by an internal current source.






Figure 3. Feed Forward Voltage Mode Control



**Figure 4. Pulse Width Modulated By Output Current With Constant Input Voltage**

Overall, the dynamics of the duty cycle are controlled by both input and output voltages. As shown in Figure 4, an elevated output voltage reduces  $V_{COMP}$  through the error amplifier. This in turn decreases the duty cycle and corrects the deviation of the output voltage. For line variation, the ramp signal responds immediately, which provides much improved line transient response. The delay associated with the power stage and feedback path has been totally avoided. As an example, shown in Figure 5, when the input line goes up, the slope of the ramp signal increases, reducing duty cycle to counteract the change.



**Figure 5. Pulse Width Modulated By Input Voltage With Constant Output Voltage**

The feed forward feature can also be employed to implement volt-second clamping, which limits the maximum product of input voltage and turn on time. This clamp is used in circuits, such as Forward and Flyback converters, to prevent the transformer from saturating. The calculation for volt-second clamping is presented in the Design Guidelines section.

### Powering the IC & UVL

The internal logic monitors the supply voltage to ensure the controller has enough operating headroom. The  $V_{REF}$  block provides power to the controller's logic. The  $V_{REF(OK)}$  comparator monitors the internal 3.3 V  $V_{REF}$  line and flags a fault if  $V_{REF}$  falls below 3.1 V.

The Undervoltage Lockout (UVL) comparator has two voltage references; the start and stop thresholds. During power-up, the UVL comparator disables  $V_{REF}$  (which in-turn disables the entire IC) until the controller reaches its  $V_{CC}$  start threshold. During power-down, the UVL comparator allows the controller to operate until the  $V_{CC}$  stop threshold is reached. The CS51227 requires only 50  $\mu$ A during startup. During low  $V_{CC}$  and abnormal operation conditions, the output stage is held at a low level, low impedance state.

### Current Sense and Over Current Protection

The  $I_{SENSE}$  pin monitors the switch current for pulse by pulse current limit. When the  $I_{SENSE}$  pin voltage exceeds the internal threshold (0.3 V typical), the current limit comparator immediately turns off the Gate signal. The Gate will then stay off for the remainder of the cycle. Various techniques, such as using current sensing resistor or current transformer, are widely adopted to generate the current signal.

The current sense signal is prone to leading edge spikes caused by switching transitions. A RC low-pass filter can effectively reduce the spikes and avoid premature triggering. However, the low pass filter will inevitably change the shape of the current pulse and also add cost. The CS51227 has built-in leading edge blanking circuitry that blocks out the first 150 ns (typ) of each current pulse. This feature removes the leading edge spikes without altering the current waveform. Blanking is disabled when the COMP pin voltage exceeds 3.0 V (typ). This feature reduces the minimum duty cycle during an output short or overload condition.

## DESIGN GUIDELINES

### Programming Oscillator Frequency

The switching frequency is set by the capacitor connected to the  $C_T$  pin. The  $C_T$  pin voltage oscillates between 1.0 V and 2.0 V. The ratio of the charge and discharge currents sets the maximum duty cycle to be 90%. Use the following equation to select  $C_T$ .


$$C_T = \frac{9.027 \times 10^7}{f_s}$$

where:

$f_s$  = Switching frequency

$C_T$  = Capacitance in pF

When  $C_T$  is less than 100 pF, parasitic capacitance associated with the  $C_T$  pin starts to impact frequency accuracy. Figure 6 shows typical oscillator frequency vs.  $C_T$  value.



**Figure 6. Typical Performance Characteristics: Oscillator Frequency vs.  $C_T$**

#### Component Selection for Feed Forward Ramp

FF discharge voltage and FF maximum voltage limit the maximum voltage rise on the FF pin to 1.5 V typical. This provides the volt-second clamp feature when the FF pin is driven by the input line. If the line voltage is much greater than the FF pin voltage, the charge current is approximately equal to  $V_{IN}/R$  where  $R$  is the resistor connecting the FF pin and input line. The voltage second clamp then has the form of:

$$V_{IN} \times T_{ON} = 1.5 \times R \times C_{FF}$$

One can select  $RC_{FF}$  to prevent magnetic devices from saturating.

In a buck or forward converter, the error amplifier output  $V_{COMP}$  is equal to:

$$V_{COMP} = \frac{V_{OUT} \times T_S}{N \times R \times C_{FF}} + 0.3V$$

where:

$N$  = Transformer turns ratio (use 1 for buck converter)

$T_S$  = Switching period

This equation shows that the error amplifier output is independent of the input voltage. Therefore, the system does not rely on the error amplifier to respond to line variations. This excludes the delay associated with the error amplifier. The line regulation is also greatly improved because both

error amplifier and ramp signal can contribute to DC regulation.

#### Select Feedback Voltage Divider

As shown in Figure 7, the voltage divider output feeds the FB pin which connects to the inverting input of the error amplifier. The non-inverting input of the error amplifier is connected to a 1.263 V reference voltage. The FB pin has an input current which has to be taken into account for accurate output voltage programming. The following equation can be used to calculate the  $R1$  and  $R2$  value:


$$\frac{R2}{R1 + R2} \times V_{OUT} = 1.263 - \nabla$$

where  $\nabla$  is the correction factor

$$\nabla = (R_i + R1 // R2) \times I_{er}$$

$R_i$  = DC resistance between the FB pin and the voltage divider output, as shown in Figure 7.

$I_{er}$  = FB pin input current, 1.3  $\mu A$  typical.



**Figure 7. The Feedback Voltage Divider Design Has to Consider the Error Amplifier Input Current**

#### Thermal Management

The CS51227 will enter thermal shutdown when the junction (die surface) temperature exceeds 150°C, typical. 10°C typical thermal hysteresis will prevent part cycling, or a “chattering” startup near the shutdown temperature. Junction temperature is a function of the ambient temperature, thermal resistance of the die and package, and the power dissipated by the package and leads.

#### PACKAGE THERMAL DATA

Parameter		SO-8	Unit
$R_{\theta JC}$	Typical	45	°C/W
$R_{\theta JA}$	Typical	165	°C/W