## COP440/COP441/COP442 and COP340/COP341/COP342 Single-Chip N-Channel Microcontrollers

## General Description

The COP440, COP441, COP442, COP340, COP341, and COP342 Single-Chip N-Channel Microcontrollers are members of the COPSTM microcontrollers family, fabricated using N-channel, silicon gate MOS technology. These are complete microcontrollers with all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, various output configuration options, and an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and data manipulation. The COP440 is a 40-pin chip and the COP441 is a 28 -pin version of the same circuit (12 I/O lines removed). The COP442 is a 24 -pin version ( 4 more input lines removed). The COP340, COP341, COP342 are functional equivalents of the above devices respectively, but operate with an extended temperature range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ). Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

## Features

- Enhanced, more powerful instruction set
- $2 k \times 8$ ROM, $160 \times 4$ RAM
- 35 I/O lines (COP440)
- Zero-crossing detect circuitry with hysteresis
- True multi-vectored interrupt from 4 selectable sources (plus restart)
- Four-level subroutine stack (in RAM)
- $4 \mu \mathrm{~s}$ cycle time
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter
- Internal binary counter/register with MICROWIRETM compatible serial I/O
- General purpose and TRI-STATE ${ }^{\text {© }}$ outputs
- TTL/CMOS compatible in and out
- LED drive capability
- MICROBUSTM compatible
- Software/hardware compatible with other members of the COP400 family
- Extended temperature range devices COP340, COP341, COP342 $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
- Compatible dual CPU device available (COP2440 series)


## Block Diagram



FIGURE 1

## COP440/COP441/COP442

Absolute Maximum Ratings

If Military/Aerospace speclfied devices are required, please contact the Natlonal Semiconductor Sales Office/Distributors for avallabllity and specifications.
Voltage at Zero-Crossing Detect Pin

Relative to GND
Voltage at Any Other Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature

$$
\begin{array}{r}
-1.2 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+7 \mathrm{~V} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

| Lead Temperature (Soldering, 10 sec.) | $300^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Power Dissipation | 0.75 W at $25^{\circ} \mathrm{C}$ |
|  | 0.4 W at $70^{\circ} \mathrm{C}$ |
| Total Source Current | 150 mA |
| Total Sink Current | 75 mA |
| Note: Absolute maximum ratings indicate limits beyond |  |
| which damage to the device may occur. DC and AC electri- |  |
| cal specifications are not ensured when operating the de- |  |
| vice at absolute maximum ratings. |  |

DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage ( $\mathrm{VCC}_{\text {c }}$ | (Note 3) | 4.5 | 6.3 | V |
| Power Supply Ripple | (Peak to Peak) |  | 0.4 | V |
| Operating Supply Current | (All Inputs and Outputs Open) $\begin{aligned} & T_{A}=0^{\circ} \mathrm{C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 44 \\ & 35 \\ & 27 \end{aligned}$ | mA <br> mA <br> mA |
| Input Voltage Levels <br> CKI Input Levels <br> Crystal Input ( $\div 16, \div 8$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low (VIL) <br> Schmitt Trigger Input ( $\div 4$ ) <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low (VIL) <br> RESET Input Levels Logic High <br> Logic Low | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{C C}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ <br> (Schmitt Trigger Input) | $\begin{gathered} 3.0 \\ 2.0 \\ -0.3 \\ \\ 0.7 V_{\mathrm{CC}} \\ -0.3 \\ \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \end{gathered}$ | 0.4 <br> 0.6 <br> 0.6 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Zero-Crossing Detect Input Trip Point Logic High $\left(V_{I H}\right)$ Limit Logic Low ( $\mathrm{V}_{\mathrm{IV}}$ ) Limit SO Input Level (Test Mode) All Other Inputs Logic High <br> Logic High Logic Low <br> Input Levels High Trip Option Logic High Logic Low | See Figure 7 <br> (Note 5) $\begin{aligned} & V_{C C}=M a x \\ & V_{C C}=5 V \pm 5 \% \end{aligned}$ | $\begin{gathered} -0.15 \\ -0.8 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ \\ 3.6 \\ -0.3 \end{gathered}$ | 0.15 <br> 12 <br> 2.5 <br> 0.8 <br> 1.2 | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \\ & v \\ & v \end{aligned}$ |
| Input Capacitance |  |  | 7.0 | pF |
| Hi-Z Input Leakage |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |


Note 2: See Figure for additional I/O Characteristics.
Note 3: $V_{C C}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.
Note 5: SO output " 0 " level must be less than 0.8 V for normal operation.

COP440/COP441/COP442
DC Electrical Characteristics $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} .4 .5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| ```Output Voltage Levels Standard Output TTL Operation Logic High \((\mathrm{VOH})\) Logic Low (VOU CMOS Operation (Note 1) Logic High ( VOH ) Logic Low (VOU``` | $\begin{aligned} & \mathrm{IOH}=-100 \mu \mathrm{~A} \\ & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{IOH}=-10 \mu \mathrm{~A} \\ & \mathrm{IOL}=10 \mu \mathrm{~A} \end{aligned}$ | $V_{C C}-0.4$ | $\begin{aligned} & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Output Current Levels <br> Standard Output Source Current <br> LED Direct Drive Output Logic High (IOH) <br> TRI-STATE Output Leakage Current CKO Output <br> Oscillator Output Option Logic High Logic Low <br> $V_{\mathrm{R}}$ RAM Power Supply Option <br> Supply Current <br> CKI Sink Current (RC Option) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2 \mathrm{~V} \end{aligned}$ $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{R}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -100 \\ -2.5 \\ -2.5 \\ -0.2 \\ 0.4 \\ 2.0 \end{gathered}$ | $\begin{aligned} & -650 \\ & -17 \\ & +2.5 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| Input Current Levels <br> Zero-Crossing Detect Input Resistance Input Load Source Current | $\begin{aligned} & V_{I H}=1.0 \mathrm{~V} \\ & V_{I H}=2.0 \mathrm{~V}, V_{C C}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 14 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 230 \\ & \hline \end{aligned}$ | $\begin{aligned} & k \Omega \\ & \mu A \end{aligned}$ |
| Total Sink Current Allowed All I/O Combined Each L, R Port Each D, G, H Port SO, SK |  |  | $\begin{aligned} & 75 \\ & 20 \\ & 10 \\ & 2.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA |
|  |  |  | $\begin{gathered} 150 \\ 120 \\ 70 \\ 70 \\ 23 \\ 1.6 \\ \hline \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

Note 1: TRI-STATE and LED configurations are excluded.

## Absolute Maximum Ratings

If Military/Aerospace specifled devices are required, please contact the Natlonal Semiconductor Sales Office/Dlstributors for avallablity and specifications.
Voltage at Zero-Crossing Detect Pin

Relative to GND
Voltage at Any Other Pin
Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature

$$
\begin{array}{r}
-1.2 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+7 \mathrm{~V} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{array}
$$

Lead Temperature (Soldering, 10 sec .)
$300^{\circ} \mathrm{C}$ Power Dissipation
0.75 W at $25^{\circ} \mathrm{C}$ 0.25 W at $85^{\circ} \mathrm{C}$

Total Source Current 150 mA
Total Sink Current 75 mA

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage (VCC) | (Note 3) | 4.5 | 5.5 | V |
| Power Supply Ripple | (Peak to Peak) |  | 0.4 | V |
| Operating Supply Current | (All Inputs and Outputs Open) $\begin{aligned} & T_{A}=-40^{\circ} \mathrm{C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 54 \\ & 35 \\ & 25 \\ & \hline \end{aligned}$ | mA <br> $m A$ <br> mA |
| ```Input Voltage Levels CKI Input Levels Crystal Input ( \(\div 16, \div 8\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIU) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low (VIL) RESET Input Levels Logic High Logic Low Zero-Crossing Detect Input Trip Point Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Limit Logic Low ( \(V_{1 J}\) Limit SO Input Level (Test Mode) All Other Inputs Logic High Logic Low Input Levels High Trip Option Logic High Logic Low``` | $V_{C C}=M a x$ <br> (Schmitt Trigger Input) <br> See Figure 7 <br> (Note 5) $V_{C C}=M a x$ | 3.0 2.2 -0.3 $0.7 V_{C C}$ -0.3 $0.7 V_{c C}$ -0.3 -0.15 -0.8 2.2 3.0 2.2 -0.3 3.6 -0.3 | $\begin{gathered} 0.3 \\ 0.4 \\ 0.4 \\ 0.15 \\ 12 \\ 2.4 \\ 0.6 \\ 1.2 \\ \hline \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| Input Capacitance |  |  | 7.0 | pF |
| Hi-Z Input Leakage |  | -2.0 | +2.0 | $\mu \mathrm{A}$ |

Note 1: Duty Cycle $=\mathrm{t}_{\mathrm{W}} /\left(\mathrm{t}_{\mathrm{W}}+\mathrm{t}_{\mathrm{wo}}\right)$.
Note 2: See Figure for additional I/O Characteristics.
Note 3: VCC voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.
Note 4: Exerclse great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing slmilar loads) at high temperature.
Note 5: SO output "0" level must be less than 0.6 V for normal operation.

## COP340/COP341/COP342

## DC Electrical Characteristics

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted (Continued)

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage Levels Standard Output <br> TTL Operation <br> Logic High (VOH) <br> Logic Low (VOL) <br> CMOS Operation (Note 1) <br> Logic High ( V OH ) <br> Logic Low ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \mathrm{IOL}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{IOH}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{IOL}_{\mathrm{OL}}=10 \mu \mathrm{~A} \end{aligned}$ | $2.4$ $V_{C C}-0.5$ | $0.4$ $0.2$ | $\begin{aligned} & V \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current Levels <br> Standard Output Source Current <br> LED Direct Drive Output <br> Logic High (IOH) <br> TRI-STATE Output Leakage Current <br> CKO Output <br> Oscillator Output Option <br> Logic High <br> Logic Low <br> $V_{\text {R }}$ RAM Power Supply Option <br> Supply Current <br> CKI Sink Current (RC Option) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}(\text { Note } 4) \\ & \mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V} \end{aligned}$ $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -100 \\ -1.5 \\ -5.0 \\ -0.2 \\ 0.4 \\ \\ 2.0 \\ \hline \end{gathered}$ | $\begin{aligned} & -800 \\ & -15 \\ & +5.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA |
| Input Current Levels Zero-Crossing Detect Input Resistance Input Load Source Current | $\begin{aligned} & V_{\mathrm{IH}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.9 \\ 14 \end{gathered}$ | $\begin{aligned} & 4.6 \\ & 280 \\ & \hline \end{aligned}$ | $\begin{aligned} & k \Omega \\ & \mu \mathrm{~A} \end{aligned}$ |
| Total Sink Current Allowed All I/O Combined Each L, R Port Each D, G, H Port SO, SK |  |  | $\begin{aligned} & 75 \\ & 20 \\ & 10 \\ & 2.5 \end{aligned}$ | mA <br> mA <br> mA <br> mA |
| Total Source Current Allowed All I/O Combined L Port $\mathrm{L}_{7}-\mathrm{L}_{4}$ $L_{3}-L_{0}$ Each L Pin All Other Output Pins |  |  | $\begin{array}{r} 150 \\ 120 \\ 70 \\ 70 \\ 23 \\ 1.6 \end{array}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA |

Note 1: TRI-STATE and LED configurations are excluded.

## AC Electrical Characteristics

COP440/COP441/COP442: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6.3 \mathrm{~V}$ unless otherwise noted COP340/COP341/COP342: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ unless otherwise noted

| Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time-te <br> CKI Frequency <br> Duty Cycle (Note 1) <br> Rise Time <br> Fall Time <br> CKI Using RC (Figure 9c) <br> Frequency Instruction Execution Time-te (Note 1) | $\begin{aligned} & \div 16 \text { Mode } \\ & \div 8 \text { Mode } \\ & \div 4 \mathrm{Mode} \\ & f_{I}=4 \mathrm{MHz} \\ & f_{I}=4 \mathrm{MHz} \text { External Clock } \\ & f_{I}=4 \mathrm{MHz} \text { External Clock } \\ & \div 4 \mathrm{Mode} \\ & \mathrm{R}=15 \mathrm{k} \Omega \pm 5 \%, \mathrm{C}=100 \mathrm{pF} \pm 10 \% \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 1.6 \\ & 0.8 \\ & 0.4 \\ & 30 \\ & \\ & \\ & 0.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 4.0 \\ & 2.0 \\ & 1.0 \\ & 60 \\ & 60 \\ & 40 \\ & \\ & 1.0 \\ & 8.0 \end{aligned}$ | $\mu \mathrm{s}$ <br> MHz <br> MHz <br> MHz <br> \% <br> ns <br> ns <br> MHz <br> $\mu \mathrm{s}$ |
| INPUTS: (Figure 4) SI tsetup thold All Other Inputs isetup thOLD | . | $\begin{gathered} 0.3 \\ 300 \\ \\ 1.7 \\ 300 \\ \hline \end{gathered}$ |  | $\mu \mathrm{S}$ ns <br> $\mu \mathrm{S}$ ns |
| OUTPUT PROPAGATION DELAY <br> CKO $t_{p d 1} t_{p d 0}$ $t_{\text {pd1 }}, t_{\text {pdo }}$ SO, SK $t_{\text {pd1 }}$ tpdo All Other Outputs | Test Condition: $C_{L}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}$ <br> Crystal Input Schmitt Trigger Input $\begin{aligned} & R_{\mathrm{L}}=2.4 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=5.0 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $\begin{gathered} 0.17 \\ 0.3 \\ 1.0 \\ 1.4 \\ \hline \end{gathered}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| MICROBUS TIMING <br> Read Operation (Figure 2a) <br> Chip Select Stable Before $\overline{\mathrm{RD}}$-tcSR <br> Chip Select Hold Time for $\overline{R D}-t_{\text {RCS }}$ <br> $\overline{R D}$ Pulse Width-t $\mathrm{t}_{\mathrm{R}}$ <br> Data Delay from $\overline{\mathrm{RD}}-\mathrm{t}_{\mathrm{RD}}$ <br> $\overline{\mathrm{RD}}$ to Data Floating-t ${ }_{D F}$ <br> Write Operation (Figure 2b) <br> Chip Select Stable Before $\overline{W R}-t_{\text {CSW }}$ <br> Chip Select Hold Time for WR-twCS <br> WR Pulse Width-Iww <br> Data Set-Up Time for WR-tDW <br> Data Hold Time for WR-IWD <br> INTR Transition Time from WR-twI | $C_{L}=100 \mathrm{pF}, V_{C C}=5 \mathrm{~V} \pm 5 \%$ <br> TRI-STATE Outputs | $\begin{gathered} 65 \\ 20 \\ 400 \\ \\ \\ 65 \\ 20 \\ 400 \\ 320 \\ 100 \end{gathered}$ | 375 <br> 250 <br> 700 |  |

Note 1: Variation due to the device included.


TL/DD/6928-2
FIGURE 2a. MICROBUS Read Operation Timing


FIGURE 2b. MICROBUS Write Operation Timing

## Connection Diagrams

Dual-In-LIne Package


Dual-In-LIne Package


TL/DD/8826-5
Top View
Order Number COP441-XXX/D or
COP341-XXX/D
See NS Hermetic Package Number D28C
Order Number COP441-XXX/N or
COP341-XXX/N
See NS Molded Package Number N28B


TL/DD/6926-8
Top Vlew
Order Number COP442-XXX/D or COP342-XXX/D
See NS Hermetic Package Number D24C
Order Number COP442-XXX/N or COP342-XXX/N
See NS Molded Package Number N24A

FIGURE 3

## Pin Descriptions

| PIn | Description | Pin | Description |
| :---: | :---: | :---: | :---: |
| $L_{7}-L_{0}$ | 8-bit Bidirectlonal I/O Port with TRI-STATE | CKI | System Oscillator Input |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4-bit Bidirectional I/O Port | CKO | System Oscillator Output (or General Purpose In- |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4-bit General Purpose Output Port |  | put or RAM Power Supply) |
| $\mathrm{IN}_{3}-1 \mathrm{~N}_{0}$ | 4-bit General Purpose Input Port (Not Available on | RESET | System Reset Input |
|  | COP442/COP342) | $V_{C C}$ | Power Supply |
| SI | Serial Input | GND | Ground |
| SO | Serial Output (or General Purpose Output) | $\mathrm{H}_{3}-\mathrm{H}_{0}$ | 4-bit Bidirectional 1/O Port (COP440/COP340 |
| SK | Logic-Controlled Clock (or General Purpose Output) | $\mathrm{R}_{7}-\mathrm{R}_{0}$ | Only) <br> 8-Bit Bidirectional I/O Port with TRI-STATE (COP440/COP340 Only) |

## Timing Diagram



FIGURE 4. Input/Output Timing Dlagrams (Divide by 16 Mode)

## Functional Description

The block diagram of the COP440 is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic " 1 " (greater than 2.0 V ). When a bit is reset, it is a logic " 0 " (less than 0.8 V ).

## PROGRAM MEMORY

Program Memory consists of a 2,048 byte ROM. As can be seen by an examination of the COP440 instruction set, these words may be program instructions, constants, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, LQID, and LID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by an 11-bit PC register. Its binary value selects one of the 2,0488 -bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 640-bit RAM, organized as 10 data registers of 164 -bit digits. RAM addressing is implemented by an 8 -bit B register whose upper 4 bits ( Br ) select 1 of $10(0-9)$ data registers and lower 4 bits (Bd) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected RAM digit ( $M$ ) is usually loaded into, or from, or exchanged with the A register (accumulator), it may also be loaded into or from the $Q$ latches, $L$ port, R port, EN register, and T counter (internal time base counter). RAM may also be loaded from 4 bits of a ROM word. RAM addressing may also be performed directly to the lower 8 registers by the LDD and XAD instructions based upon the 7 -bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. RAM register $8(\mathrm{Br}=8)$ also serves as a subroutine stack. Note that it is possible, but not recommended, to alter the contents of the stack by normal data memory access commands.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, $N$ register, to load and input 4 bits of the 8-bit Q latch, EN register, or T counter, to input 4 bits of a ROM word, L or R I/O port data, to input 4 -bit G, H, or IN ports, and to perform data exchanges with the SIO register. The accumulator is cleared upon reset.
A 4-bit adder performs the arithmetic and logic functions of the COP440, storing its results in A. It also outputs a carry bit to the 1 -bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

The 8-bit T counter is a binary up counter which can be loaded to and from $M$ and $A$. The input to this counter is software selectable from two sources: the first coming from a divide-by-four prescaler (from instruction cycle frequency) thus providing a 10 -bit time base counter; the second coming from $\mathbb{N}_{2}$ input, changing the T counter into an 8 -bit external event counter (see EN register below). In this mode, a low-going pulse (' 1 " to " 0 ') of at least 2 instruction cycles wide will increment the counter. When the counter overflows, an overflow flag will be set (see SKT instruction below) and an interrupt signal will be sent to processor $X$. The T counter is cleared on reset.
Four general-purpose inputs, $\mathbb{N}_{3}-\mathbb{N}_{0}$, are provided; $\mathbb{N}_{1}$, $\mathrm{IN}_{2}$ and $\mathrm{N}_{3}$ may be selected, by a mask-programmable option, as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUS applications; $\mathrm{IN}_{1}$, by another mask-programmable option, can be selected as a true zero-crossing detector with the output triggering an interrupt or being interrogated by an instruction. These two maskprogrammable options are mutually exclusive.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.
The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. $G_{0}$ may be mask-programmed as an output for MICROBUS applications.
The H register contents are outputs to a 4 -bit general-purpose bidirectional I/O port.
The $Q$ register is an internal, latched, 8 -bit register, used to hold data loaded to or from $M$ and $A$, as well as 8 -bit data from ROM. Its contents are outputted to the L I/O ports when the $L$ drivers are enabled under program control. With the MICROBUS option selected, Q can also be loaded with the 8 -bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU. Note that unlike most other COPS controllers, Q is cleared on reset.
The 8 L drivers, when enabled, output the contents of latched Q data to the LI/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$. As explained above, the MICROBUS option allows L I/O port data to be latched into the Q register. The L I/O port can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with $Q$ data being outputted to the $\mathrm{Sa-Sg}$ and decimal point segments of the display.
The R register, when enabled, outputs to an 8-bit generalpurpose, bidirectional, I/O port.
The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and COPS peripherals, or as a binary counter (depending on the contents of the EN register; see EN register description, below). Its contents can be exchanged with $A$, allowing it to input or output a continuous serial data stream.
The XAS instruction copies the C flag into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the instruction cycle clock.
The 2-bit N register is a stack pointer to the data memory register 8 where the subroutine return address is located. It points to the next location where the address may be stored

## Functional Description (Continued)

and increments by 1 after each push of the stack, and decrements by 1 before each pop. The N register can be accessed by exchanging its value with $A$ and is cleared on reset. The stack is 4 addresses deep, 12 bits wide, and does not check for overflow or empty conditions. The RAM digit locations where the addresses are stored are shown in Figure 5. The LSBs of the addresses are at digits $0,4,8$, and 12. The MSBs of digits 2, 6, 10, and 14 contain an interrupt status bit (see Interrupt description, below). The four unused digits ( $3,7,11$, and 15 ) can be used as general data storage. When a subroutine call or interrupt occurs, an 11-bit return address and an interrupt status bit are stored in the stack. The N register is then incremented. When a RET or RETSK instruction is executed, the N register is decremented and then the return address is fetched and loaded into the program counter. The address and interrupt status bits remain in the stack, but will be overwritten when the next subroutine call or interrupt occurs.


## FIGURE 5. Subroutine Return Address

 Stack OrganizationThe EN register in an internal 8-bit register loaded under program control by the LEI instruction (lower 4 bits) or by the CAME instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register.
0 . The least significant bit of the enable register, $\mathrm{EN}_{0}$, selects the SIO register as either a 4-bit shift register or a 4bit binary counter. With $\mathrm{EN}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse (" 1 " to " 0 ") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK output becomes a logiccontrolled clock.

1. With $E N_{1}$ set, interrupt is enabled with $E N_{4}$ and $E N_{5}$ selecting the interrupt source. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
2. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the L I/O port. Resetting $\mathrm{EN}_{2}$ disables the L drivers, placing the LI/O port in a high-impedance input state. A special feature of the COP440 and COP441 is that the MICROBUS option will change the function of this bit to disable any writing into $\mathrm{G}_{0}$ when $\mathrm{EN}_{2}$ is set.
3. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With $E N_{0}$ set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With $\mathrm{EN}_{0}$ reset (serial shift register option selected), setting $\mathrm{EN}_{3}$ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to " 0 ". Table I below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.
4. $E N_{5}$ and $E N_{4}$ select the source of the interrupt signal.
5. The possible sources are as follows:

| EN $_{5}$ | EN $_{4}$ | Interrupt Source |
| :---: | :---: | :--- |
| 0 | 0 | $I N_{1}$ (low-going pulse) |
| 0 | 1 | CKO input (if mask-programmed as an input) |
| 1 | 0 | Zero-crossing (or $\mathrm{IN}_{1}$ level transition) |
| 1 | 1 | T counter overflows |

$E N_{4}$ determines the interrupt routine location.
6. With $\mathrm{EN}_{6}$ set, the internal 8-bit T counter will use $\mathrm{IN}_{2}$ as its input. With $E N_{6}$ reset, the input to the $T$ counter is the output of a divide by four prescaler (from instruction cycle frequency), thus providing a 10 -bit time-base counter.
7. With $E N_{7}$ set, the $R$ outputs are enabled; if $E N_{7}=0$, the $R$ outputs are disabled.

## INTERRUPT

The following features are associated with the interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address ( $\mathrm{PC}+1$ ) together with an interrupt status bit, onto the program counter stack residing in data memory. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and $E N_{1}$ is reset. If $E N_{4}$ is reset, the next program address is hex 100 ; if $\mathrm{EN}_{4}$ is set, the next program address is hex 300; thus providing a different interrupt location for different interrupt sources.

TABLE I. Enable Register Modes - Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | $\mathrm{EN}_{0}$ | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | If SKL $=1, \mathrm{SK}=$ Clock <br> If SKL $=0, \mathrm{SK}=0$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | If SKL $=1, \mathrm{SK}=$ Clock <br> If $\mathrm{SKL}=0, \mathrm{SK}=0$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If SKL $=1, \mathrm{SK}=1$ <br> If SKL $=0, \mathrm{SK}=0$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | If SKL $=1, \mathrm{SK}=1$ <br> If $\mathrm{SKL}=0, \mathrm{SK}=0$ |

## Functional Description (Continued)

b. An interrupt will be acknowledged only after the following conditions are met:

1. $E N_{1}$ has been set.
2. For an external interrupt input, the signal pulse must be at least two instruction cycles wide.
3. A currently executing instruction has been completed.
4. All successive transfer of control instructions and successive LBls have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. The instruction at hex address OFF must be a NOP.
d. A CAME or LEI instruction may be put immediately before the RET instruction to re-enable interrupts.
$\theta$. If the interrupt signal source is being changed, the interrupt must be disabled prior to, or at, the same time with the change to avoid false interrupts. An interrupt may be enabled only if the interrupt source is not changing. A sample code for changing the interrupt source and enabling the interrupt is as follows:

| CAME | ; disable interrupt \& alter interrupt source |
| :--- | :--- |
| SMB 1 | ; set interrupt enable bit |
| CAME | ; enable interrupt |

f. An interrupt status bit is stored together with the return address in the stack. The status bit is set if an interrupt occurs at a point in the program where the next instruction is to be skipped; upon returning from the interrupt routine, this set status bit will cause the next instruction to be skipped. Subroutine and interrupt nesting inside interrupt routines are allowed. Note that this differs from the COP420/420C/420L/444L series.

## microbus interface

(not avallable in COP442, COP342)
The COP440 series has an option which allows them to be used as peripheral microprocessor devices, inputting and outputting data from and to a host microprocessor ( $\mu \mathrm{P}$ ). $\mathrm{IN}_{1}$, $\mathbb{N}_{2}$ and $\mathbb{N}_{3}$ general purpose inputs become MICROBUScompatible read-strobe, chip-select, and write-strobe lines, respectively. $\mathbb{I N}_{1}$ becomes $\overline{R D}$-a logic " 0 " on this input
will cause $Q$ latch data to be enabled to the $L$ ports for input to the $\mu \mathrm{P}$. $\mathrm{IN}_{2}$ becomes $\overline{\mathrm{CS}}$-a logic " 0 " on this line selects the COPS processor as the $\mu \mathrm{P}$ peripheral device by enabling the operation of the $\overline{R D}$ and $\overline{W R}$ lines and allows for the selection of one of several peripheral components. $\mathrm{IN}_{3}$ becomes $\overline{W R}-a$ logic " 0 " on this line will write bus data from the $L$ ports to the $Q$ latches for input to the COPS processor. $\mathrm{G}_{0}$ becomes INTR, a "ready" output, reset by a write pulse from the $\mu \mathrm{P}$ on the $\overline{\mathrm{WR}}$ line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COPS processor. $G_{0}$ output can be separated from other $G$ outputs by the $E N_{2}$ bit (see EN description above).
This option has been designed for compatibility with National's MICROBUS-a standard interconnect system for 8 -bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication.) The functional and timing relationships between the COPS processor signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figure 2). Connection of the COP440 to the MICROBUS is shown in Figure 6.
Note: TRI-STATE outputs must be used on L port.

## ZERO-CROSSING DETECTION

## (not available on the COP442, COP342)

The following features are associated with the $\mathrm{IN}_{1}$ pin: ININ and INIL instructions input the state of $\mathbb{N}_{1}$ to $A_{1} ; \mathbb{I N}_{1}$ interrupt generates an interrupt pulse when a low-going transition (" 1 " to " 0 ") occurs on $\mathbb{N}_{1}$; zero-crossing interrupt generates an interrupt pulse when an $\mathbb{N}_{1}$ transition occurs (both " 1 " to " 0 " and " 0 " to " 1 ").
If the zero-crossing detector is mask-programmed in (see Figure 7a), the INIL instruction and zero-crossing interrupt will input the state of $\mathbb{N}_{1}$ through the true zero-crossing detector (" 1 " if input > OV, " 0 " if input < OV). The ININ instruction and $\mathbb{N}_{1}$ interrupt will then have unique logic HIGH and LOW levels depending on the IN port input level chosen. If normal (TTL) level is chosen, logic HIGH level is 3.0 V (3.3V for COP340/341) and logic LOW level is 0.8 V


TL/DD/6926-9
FIGURE 6. MICROBUS Option Interconnect

Functional Description (Continued)


TL/DD/6926-10
${ }^{\bullet}$ Note: This input has a different set of logic HIGH and LOW levels; see above description.
a. Zero-Crossing Detect Logic Option


TL/DD/6926-11
b. IN, without Zero-Crossing Detect Logic

FIGURE 7. IN, Mask-Programmable Optlons
( 0.6 V for COP340/341); if high trip level is chosen, logic HIGH level is 5.4 V and logic LOW level is 1.2 V . If the zerocrossing detector is not mask-programmed in (see Figure 7b), $\mathrm{IN}_{1}$ will have logic HIGH and LOW levels that are defined for the IN port (see option list).
The zero-crossing detector input contains a small hysteresis ( 50 mV typical) to eliminate signal noise, and is not a high impedance input but contains a resistive load to ground. Since this input can withstand a voltage range of -0.8 V to +12 V , an external clamping diode is needed for most input signals, as shown in Figure $7 a$, to limit the voltage below ground. An external resistor, $\mathrm{R}_{\mathrm{S}}$ may be needed for the following two cases:
a. Input signal exceeds 12V; $\mathrm{R}_{\mathrm{S}}$ and the internal resistor act as a voltage divider to reduce the voltage at the input pin to below 12 V .
b. Signal comes from a low impedance source; when the voltage at the pin is clamped to -0.7 V by the forward bias voltage of an external diode, $\mathrm{R}_{\mathrm{S}}$ limits the current going through the diode.

## INITIALIZATION

The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to $\mathrm{V}_{\mathrm{C}}$. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times. The user must provide an external RC network and diode to the RESET pin as in Figure 8. The external POR (Power-on-Reset) delay must be greater than the internal POR. The internal POR delay is 2600 internal clock cycles. Upon initialization, the PC register is cleared to 0 (ROM address 0 ) and the A, B, C, D, EN, G, H, IL, L, N, Q, R, and T registers are cleared. The SK output is enabled as a SYNC output by setting the SKL latch, thus providing a clock. RAM (data memory and stack) is not cleared. The first instruction at address 0 must be a CLRA.


RC $\geq 5 \times$ power supply rise time
TL/DD/6926-12
FIGURE 8. Power-Up Clear Circult

## OSCILLATOR

There are three basic clock oscillator configurations available, as shown by Figure 9.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The cycle frequency equals the crystal frequency divided by 16 (optional by 8). Thus a 4 MHz crystal with the divide-by-16 option selected will give a 250 kHz cycle frequency ( $4 \mu \mathrm{~s}$ instruction cycle time).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8 or 4) to give the cycle frequency. If the divide-by-4 option is selected, the CKI input level is the Schmitt-trigger level. CKO is now available to be used as the RAM power supply ( $V_{R}$ ) or as a general purpose input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The cycle frequency equals the oscillation frequency divided by 4. CKO is available for non-timing functions.

## CKO PIN OPTIONS

As an option, CKO can be an oscillator output. In a crystal controlled oscillator system, this signal is used as an output to the crystal network. As another option, CKO can be an interrupt input or a general purpose input, reading into bit 2 of A (accumulator) through the INIL instruction. As another option, CKO can be a RAM power supply pin ( $\mathrm{V}_{\mathrm{R}}$ ), allowing

Functional Description (Continued)



TL/DD/6928-15
c. RC Controlled Oscillator

FIGURE 9. COP440/441/442 Osclllators
its connection to a standby/backup power supply to maintain the data integrity of RAM registers 0-3 with minimum power drain when the maln supply is inoperative or shut down to conserve power. Using either of the two latter options is appropriate in applications where the system configuration does not require use of the CKO pin for timing functions.

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $V_{\mathrm{A}}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{Cc}}$ ) and maintain data in the lower 4 registers of the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

1. RESET must go low before $\mathrm{V}_{\mathrm{CC}}$ goes below spec during power-off; $V_{\text {CC }}$ must be within spec before RESET goes high on power-up.
2. When $\mathrm{V}_{\mathrm{CC}}$ is on, $\mathrm{V}_{\mathrm{R}}$ must be within the operating voltage range of the chip, and within 1 V of $\mathrm{V}_{\mathrm{CC}}$.
3. $\mathrm{V}_{\mathrm{R}}$ must be $\geq 3.3 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{CC}}$ off.

## I/O OPTIONS

COP440 inputs have the following optional configurations illustrated in Figure 10.
a. An on-chip depletion load device to $V_{C C}$
b. A Hi-Z input which must be driven to a " 1 " or " 0 " by external components.
c. A resistive load to GND for the zero-crossing input option ( $\mathrm{IN}_{1}$ only).
COP440 outputs have the following optional configurations:
d. Standard-an enhancement mode device to ground in conjunction with a depletion-mode device to $\mathrm{V}_{\mathrm{CC}}$, compatible with TTL and CMOS input requirements. Available on SO, SK, D, G, and H outputs.
e. Open-Drain-an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, D, G, L, H, and R outputs.
f. Push-Pull-an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to $\mathrm{V}_{\mathrm{cc}}$. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.

## Functional Description (Continued)


a. Input with Load

b. HI-Z Input


TLDD/6926-18 c. Zero-Crossing Input


TL/DD/6826-19
d. Standard Output


TL/DD/8928-20
e. Open-Draln Output


TL/DD/6926-21
f. Push-Pull Output


TL/DD/6926-22
g. Standard L, R Outputs


TLDD/6926-23
I. TRI-STATE Push-Pull (L, R) Outputs
( $\triangle$ is depletion device)
h. LED (L) Outputs


FIGURE 10. Input/Output Configurations

## L-BUS CONSIDERATIONS

False states may be generated on $L_{0}-L_{7}$ during the execution of the CAMQ instruction. The L-Ports should not be used as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. The following short program illustrates this situation.

Glitch Test Program
START:

| CLRA |  | ;ENABLE THE Q |
| :--- | :--- | :--- |
| LEI | 4 | ;REGISTER TO L LINES |
| LBI | TEST |  |
| STII | 3 |  |
| AISC | 12 |  |
|  |  |  |
| LBI | TEST | ;LOAD Q WITH X'C3 |
| CAMQ |  |  |
| JP | LOOP |  |

In this program the internal $Q$ register is enabled onto the $L$ lines and a steady bit pattern of logic highs is output on $L_{0}$, $L_{1}, L_{6}, L_{7}$, and logic lows on $L_{2}-L_{5}$ via the two-byte CAMQ instruction. Timing constraints on the device are such that the $Q$ register may be temporarily loaded with the second byte of the CAMQ opcode ( $\mathrm{X}^{\prime} 3 \mathrm{C}$ ) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the $L$ lines and cause negative-going glitches on $L_{0}, L_{1}, L_{6}, L_{7}$, and positive glitches on $\mathrm{L}_{2}-\mathrm{L}_{5}$. Glitch durations are under $2 \mu \mathrm{~s}$, although the exact value may vary due to data patterns, processing parameters, and $L$ line loading. These false states are peculiar only to the CAMQ instruction and the L lines.

## Typical Performance Characteristics


c. Zero-Crossing Detect Input Current


k. LED Output Minimum Source Current


FIGURE 11. COP440/441/442 I/O Characteristics

Typical Performance Characteristics (Continued)


FIGURE 12. CCOP340/341/342 I/O Characteristics

## Power Dissipation

In order not to damage the device by exceeding the absolute maximum power dissipation rating, the amount of power dissipated inside the chip must be carefully controlled. As an example, an application uses a COP440 in room temperature $\left(25^{\circ} \mathrm{C}\right)$ environment with a $V_{C C}$ power supply of 6 V ; $\operatorname{IN}$ and SI inputs have internal loads; G and D ports drive loads that may sink up to 2 mA into the chip; H port with standard output option reads switches; L port with the LED option drives a multiplexed seven-segment display; R, SO and SK drive MOS inputs that do not source or sink any current.
a. At $25^{\circ} \mathrm{C}$, maximum power dissipation allowed $=750 \mathrm{~mW}$
b. Power dissipation by chip except

$$
\mathrm{I} / \mathrm{O}=\mathrm{I}_{\mathrm{CC}} \times \mathrm{V}_{\mathrm{CC}}=35 \mathrm{~mA} \times 6 \mathrm{~V}=210 \mathrm{~mW}
$$

c. Maximum power dissipation by $\mathbb{N}$,

$$
\mathrm{SI}=5 \times 0.3 \mathrm{~mA} \times 6 \mathrm{~V}=9 \mathrm{~mW}
$$

d. $G$ and $D$ ports are sinking current from external loads; maximum output voltage with 2 mA sink current is less than 0.4 V . Power dissipation by G and D ports $=$

$$
2 \mathrm{~mA} \times 0.4 \mathrm{~V} \times 8=6.4 \mathrm{~mW}
$$

e. Maximum power dissipation by H port $=$

$$
4 \times 1.5 \mathrm{~mA} \times 6 \mathrm{~V}=36 \mathrm{~mW}
$$

f. When the seven segments of the LED are turned on, the output voltage is about 2 V , so that the segment current is 17 mA . Power dissipation by L port $=$

$$
7 \times 17 \mathrm{~mA} \times(6 \mathrm{~V}-2 \mathrm{~V})=476 \mathrm{~mW}
$$

This power dissipation caused by driving LEDs is usually the highest among the various sources.
g. R, SO, and SK do not dissipate any significant amount of power because they do not need to source or sink any current.

Total power dissipation (TPD) inside the device is the sum of items $b$ through $g$ above.

$$
T P D=210+9+6+36+476 \mathrm{~mW}=737 \mathrm{~mW}
$$

This is within the 750 mW limit at room temperature. If this application has to operate at $70^{\circ} \mathrm{C}$, then the power dissipation must be reduced to meet the limit at that temperature. Some ways to achieve this would be to limit the LED current or to use an external LED driver.
At $70^{\circ} \mathrm{C}$ the absolute maximum power dissipation rating drops to 400 mW . The user must be careful not to exceed this value.

## COP440 SERIES DEVICES

If the COP440 is bonded as a 28 - or 24 -pin device, it becomes the COP441 or COP442, respectively, as Illustrated in Figure 3. Note that the COP441 and COP442 do not include H and R ports. In addition, the COP442 does not include $\operatorname{IN}$ inputs; use of this option precludes the use of the $\mathbb{I N}$ options, the interrupt feature with $\mathbb{I N}$ as input, the zerocrossing detect option, $\mathbb{N}_{2}$ external event counter input, and the MICROBUS option. All other options are available.
COP340, COP341, and COP342 are extended temperature versions of the COP440, COP441, and COP442, respectively.

## COP440 Series Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.
Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP440 series instruction set.

## Instruction Set

TABLE III. COP440 Serles Instruction Set

| Mnemonic | Operand | Hex <br> Code | Machine Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC/LOGIC INSTRUCTIONS |  |  |  |  |  |  |
| ASC |  | 30 | 10011 00001 | $\begin{aligned} & A+C+R A M(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry, Skip on Carry |
| ADD |  | 31 | 10011 0001 | $A+R A M(B) \rightarrow A$ | None | Add RAM to A |
| ADT |  | 4A | 10100\|1010| | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | $y$ | 5- | 0101 ${ }^{\text {y }}$ | $A+y \rightarrow A$ | Carry | Add immediate, Skip on Carry $(y \neq 0)$ |
| CASC |  | 10 | 1000110000 | $\begin{aligned} & \bar{A}+R A M(B)+C \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | 10000 0000 | $0 \rightarrow A$ | None | Clear A |
| COMP |  | 40 | $\underline{010010000}$ | $\bar{A} \rightarrow A$ | None | One's complement of A to A |
| NOP |  | 44 | 10100\|0100 | None | None | No Operation |
| OR |  | $\begin{aligned} & 33 \\ & 1 A \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0001 \mid & 1010 \\ \hline \end{array}$ | $A \vee M \rightarrow A$ | None | OR RAM with A |
| RC |  | 32 | 001110010 | $" 0 " \rightarrow \mathrm{C}$ | None | Reset C |
| SC |  | 22 | 0010]0010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | [000010010] | $A \oplus R A M(B) \rightarrow A$ | None | Exclusive-OR RAM with $A$ |
| TRANSFER OF CONTROL INSTRUCTIONS |  |  |  |  |  |  |
| JID |  | FF | 1111 1111 | $\begin{aligned} & \text { ROM }\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow \\ & \mathrm{PC}_{7: 0} \end{aligned}$ | None | Jump Indirect (Note 3) |
| JMP | a | 6- |  | $a \rightarrow P C$ | None | Jump |
| JP | a | -- -- | $\begin{gathered} \begin{array}{ll} \frac{11}{\text { (pages } 2,3} \quad a_{6: 0} \\ \text { or orly) } \end{array} \\ \begin{array}{l} \lfloor 11\rfloor \\ \text { (all other pages) } \end{array} \end{gathered}$ | $\begin{aligned} & a \rightarrow P C_{6: 0} \\ & a \rightarrow P C_{5: 0} \end{aligned}$ | None | Jump within Page (Note 4) |
| JSRP | a | - |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{RAM} \\ & \mathrm{~N}+1 \rightarrow \mathrm{~N} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (Note 5) |
| JSR | a | 6- |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{RAM}_{\mathrm{N}} \\ & \mathrm{~N}+1 \rightarrow \mathrm{~N} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 1010010001 | $\begin{aligned} & N-1 \rightarrow N \\ & R A M N \end{aligned}$ | None | Return from Subroutine |
| RETSK |  | 49 | 10100\|1001 | $\begin{aligned} & N-1 \rightarrow N \\ & R A M_{N} \rightarrow P C \end{aligned}$ | Always Skip on Return | Return from Subroutine then Skip |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP440 Series Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| MEMORY REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAME |  | 33 $1 F$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 & 0011 \\ \hline 0001 & 1111 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{EN}_{7: 4} \\ & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{EN}_{3: 0} \end{aligned}$ | None | Copy A, RAM to EN |
| CAMQ |  | $\begin{aligned} & 33 \\ & 3 C \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1100 \\ \hline \end{array}$ | $\underset{\mathrm{A} \rightarrow Q_{7: 4}}{\mathrm{RAM}(B)} \xrightarrow{\rightarrow} Q_{3: 0}$ | None | Copy A, RAM to Q |
| CAMT |  | $\begin{aligned} & 33 \\ & 3 F \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 & 0011 \\ \hline 0011 & 1111 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{~T}_{7: 4} \\ & \operatorname{RAM}(\mathrm{~B}) \end{aligned} \mathrm{T}_{3: 0}$ | None | Copy A, RAM to T |
| CEMA |  | $\begin{aligned} & 33 \\ & 0 F \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 \mid 0011 \\ \hline 0000 & 1111 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{EN}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{EN}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy EN to RAM, A |
| CQMA |  | $\begin{aligned} & 33 \\ & 2 \mathrm{C} \end{aligned}$ | 0011 0011 <br> 0010 1100 | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \text { RAM(B) } \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM, A |
| CTMA |  | $\begin{aligned} & 33 \\ & 2 F \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 \mid & 0011 \\ \hline 0010 & 1111 \\ \hline \end{array}$ | $\begin{aligned} & T_{7: 4} \rightarrow \text { RAM }(B) \\ & T_{3: 0} \rightarrow A \end{aligned}$ | None | Copy $T$ to RAM, A |
| LD | r | -5 | $\frac{00 / r / 0101}{r=0: 3}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r,d | 23 | 00 10 0011 <br> 0 $r$ $r$ <br>  $d$  <br>  $r=$ $0: 7$ | RAM $(\mathrm{r}, \mathrm{d}) \rightarrow \mathrm{A}$ | None | Load A with RAM pointed to directly by r,d |
| LID |  | $\begin{aligned} & 33 \\ & 19 \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011 \mid 0011 \\ \hline 0001 & 1001 \\ \hline \end{array}$ | $R \mathrm{ROM}\left(\mathrm{PC}_{10: 8}, A, M\right) \rightarrow \mathrm{M}, \mathrm{A}$ | None | Load RAM, A Indirect |
| LQID |  | BF | \|1011/1111] | $\mathrm{ROM}\left(\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M}\right) \rightarrow \mathrm{Q}$ | None | Load Q Indirect ( Note 3 ) |
| RMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0100 1100 <br> 0100 0101 <br> 0100 0010 <br> 0100 0011 | $\begin{aligned} 0 & \rightarrow \\ 0 & \text { RAM }(B)_{0} \\ 0 & \rightarrow R A M(B)_{1} \\ 0 & \rightarrow R A M(B)_{2} \\ 0 & \rightarrow R A M(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ | 0100 1101 <br> 0100 0111 <br> 0100 0110 <br> 0100 1011 | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | 0111 y | $\begin{aligned} & y \rightarrow R A M(B) \\ & B d+1 \rightarrow B d \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | r | -6 | $\begin{gathered} 100\|r\| 0110 \mid \\ r=0: 3 \end{gathered}$ | $\begin{aligned} & \operatorname{RAM}(\mathrm{B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with $A$, Exclusive-OR Br with r |
| XAD | r,d | $23$ | $\begin{array}{\|c\|} \hline 0010 \mid 0011 \\ \hline \begin{array}{\|l\|l\|l\|} \hline 1\|r\| & d \\ \hline \end{array} \\ \hline r=0: 7 \end{array}$ | RAM $(\mathrm{r}, \mathrm{d}) \longleftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r,d |
| XDS | r | -7 | $\frac{00\|r\| 0111 \mid}{r=0: 3}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd decrements past 0 | Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r |
| XIS | r | -4 | $\begin{gathered} 00\|r\| 0100 \mid \\ r=0: 3 \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \longleftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \longrightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \longrightarrow \mathrm{Br} \end{aligned}$ | Bd increments past 15 | Exchange RAM with A and Increment Bd, Exclusive-OR Br with r |


| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGISTER REFERENCE INSTRUCTIONS |  |  |  |  |  |  |
| CAB |  | 50 | 10101 00001 | $\mathrm{A} \rightarrow \mathrm{Bd}$ | None | Copy A to Bd |
| CBA |  | $4 E$ | \|0100|1110| | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r,d | -- | $r=00\|r\|(d-1) \mid$ | $r, d \rightarrow B$ | Skip until not a LBI | Load B Immediate with r,d (Note 6) |
|  |  |  | $\begin{aligned} & \hline 0011 \mid 0011 \\ & \hline 1\|r\| r \mid \\ & \hline r=0: 7, \text { any } d \end{aligned}$ |  |  |  |
| LEI | y | $\begin{aligned} & 33 \\ & 6- \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0011 \mid 0011 \\ \hline 0110 & y \\ \hline \end{array}$ | $y \rightarrow E N_{3: 0}$ | None | Load lower half of EN Immediate |
| XABR |  | 12 | 1000110010 | $A \longleftrightarrow \mathrm{Br}$ | None | Exchange A with Br |
| XAN |  | $\begin{aligned} & 33 \\ & 0 B \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0011\|0011\| \\ \hline 0000\|1011\| \end{array}$ | $A \longleftrightarrow N\left(0,0 \rightarrow A_{3}, A_{2}\right)$ | None | Exchange A with N |

## TESTINSTRUCTIONS

| SKC |  | 20 | 1001010000 |  | $C=" 1 "$ | Skip if C is True |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SKE |  | 21 | 1001010001 |  | $A=R A M(B)$ | Skip if A Equals RAM |
| SKGZ |  | 33 | 10011 0011 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is Zero |
|  |  | 21 | 001010001] |  |  | (all 4 bits) |
| SKGBZ |  | 33 | [0011 0011 1 | 1st byte |  | Skip if G Bit is Zero |
|  | 0 | 01 | 000010001] |  | $\mathrm{G}_{0}=0$ |  |
|  | 1 | 11 | 200010001 | 2nd byte | $\mathrm{G}_{1}=0$ |  |
|  | 2 | 03 | 10000\|0011 | 2ndibyte | $\mathrm{G}_{2}=0$ |  |
|  | 3 | 13 | 000110011 |  | $\mathrm{G}_{3}=0$ |  |
| SKMBZ | 0 | 01 | 1000010001 |  | $\operatorname{RAM}(B)_{0}=0$ | Skip if RAM Bit is Zero |
|  | 1 | 11 | [0001 0001 \| |  | $\operatorname{RAM}(B)_{1}=0$ |  |
|  | 2 | 03 | 0000\|0011 |  | RAM $(B)_{2}=0$ |  |
|  | 3 | 13 | 0001 0011 |  | $\operatorname{RAM}(B)_{3}=0$ |  |
| SKSZ |  | 33 | 0011 0011 1 |  | $S I O=0$ | Skip if SIO is Zero |
|  |  | 1 C | 0001 1100 |  |  |  |
| SKT |  | 41 | 1010010001 |  | T counter carry has occurred since last test | Skip on Timer (Note 3) |


| Instruction Set (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TABLE III. COP440 Serles Instruction Set (Continued) |  |  |  |  |  |  |
| Mnemonic | Operand | Hex Code | Machine Language Code (Binary) | Data Flow | Sklp Conditions | Description |
| INPUT/OUTPUT INSTRUCTIONS |  |  |  |  |  |  |
| CAMR |  | 33 | 20011 00011 | $A \rightarrow R_{7: 4}$ | None | Output A, RAM to R Port |
|  |  | 3D | 0011 [1101 | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{R}_{3: 0}$ |  |  |
| ING |  | 33 | 001110011 | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Port to A |
|  |  | 2A | 0010/1010 |  |  |  |
| INH |  | 33 | 001110011 | $H \rightarrow A$ | None | Input H Port to A |
|  |  | 2 B | 0010[1011] |  |  |  |
| ININ |  | 33 | 0011 00011 | $I N \rightarrow A$ | None | Input IN Inputs to A (Note 2) |
|  |  | 28 | 10010/1000 |  |  |  |
| INIL |  | 33 | 0011 00011 | $\mathrm{IL}_{3}, \mathrm{CKO}, \mathrm{IN}_{1} \mathrm{Z}, \mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A |
|  |  | 29 | 0010 1001] |  |  | (Note 3) |
| INL |  | 33 | [0011 ${ }^{\text {10011 }}$ | $\mathrm{L}_{7: 4} \rightarrow$ RAM $(\mathrm{B})$ | None | Input L Port to RAM, A |
|  |  | 2 E | 0010\|1110 | $\mathrm{L}_{3: 0} \rightarrow \mathrm{~A}$ |  |  |
| INR |  | 33 | 0011 0011 | $\mathrm{R}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{B})$ | None | Input R Port to RAM, A |
|  |  | 2D | 0010/1101 | $\mathrm{R}_{3}: 0 \rightarrow \mathrm{~A}$ |  |  |
| OBD |  | 33 | 001110011 | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Port |
|  |  | 3E | 001111110 |  |  |  |
| OGI | y | 33 | 001110011 | $y \rightarrow G$ | None | Output to G Port Immediate |
|  |  | 5- | \|0101 y |  |  |  |
| OMG |  | 33 | [0011 00011 | $R A M(B) \rightarrow G$ | None | Output RAM to G Port |
|  |  | 3A | \|0011 1010 |  |  |  |
| OMH |  | 33 | 001110011 | RAM(B) $\rightarrow \mathrm{H}$ | None | Output RAM to H Port |
|  |  | 3 B | 000111011 |  |  |  |
| XAS |  | 4F | 1010011111 | A ${ }_{\text {SIO, C }} \rightarrow$ SKL | None | Exchange A with SIO (Note 3) |

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly detined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $A_{3}$ indicates the most significant (left-most) bit of the 4-bit A register.
Note 2: The ININ instruction is not available on the 24-pin COP442/COP342 since this device does not contain the IN inputs.
Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3 . The JP instruction, otherwise, permits a Jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 ( 00010 is loaded into the upper 5 bits of P). A JSRP may not be used when in pages 2 or 3 . JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$, or 15 . The machine code for the lower 4 bits equals the binary value of the " $d$ " data minus 1 , e.g., to load the lower four bits of B(Bd) with the value $9(10012)$, the lower 4 bits of the LBI instruction equal $8\left(100 \mathbf{O}_{2}\right)$. To load 0 , the lower 4 bits of the LBI instruction should equal 15 (11112).

## Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP440 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4 -bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN register, above). If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8}, \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.
Note that JID requires 2 instruction cycles if executed, 1 instruction cycle time if skipped.
INIL INSTRUCTION
INIL (Input IL Latches to $A$ ) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$, CKO and $I N_{1}$ into $A$ (see Figure 13). The $I_{3}$ and $L_{0}$ latches are set if a low-going pulse (' 1 " to " 0 ') has occurred on the $\mathbb{I}_{3}$ and $\mathbb{N}_{0}$ inputs since the last $\operatorname{INIL}$ instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathrm{IN}_{3}$ and $\mathbb{I} \mathrm{N}_{0}$ lines. If CKO is mask-programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a " 1 " will be placed in A2. Unlike the COP420/420C/420L/444L series, INIL will input $\mathrm{IN}_{1}$ into A1.


FIGURE 13. INIL Hardware Implementation

If zero-crossing detect is selected, the $\mathrm{IN}_{1}$ input will go through the detection logic, thus allowing the user to interrogate the input, sending a " 1 " if the input is above 0 V and a " 0 " if it is below OV. INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. It is also useful in checking the status of the zero-crossing detect input. The general purpose inputs $\mathbb{N}_{3}-\mathbb{N}_{0}$ are input to $A$ upon execution of an ININ instruction, and the $\mathbb{N}_{1}$ input does not go through zero-crossing logic so that it has the same logic level as the other IN inputs for the ININ instruction (see Figure 9).
Note: IL latches are cleared on reset. This is different from the COP420/ 420C/420L/444L series.

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11 -bit word $\mathrm{PC}_{10}: \mathrm{PC}_{8}, \mathrm{~A}$, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. Note that LQID takes two instruction cycles if executed and one instruction cycle if skipped. Unlike most other COPS processors, this instruction does not push the stack.

## LID INSTRUCTION

LID (Load Indirect) loads $M$ and $A$ with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}: \mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. Note that LID takes three instruction cycles if executed and two if skipped.

## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of the $T$ counter (see internal logic, above) overflow latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.

## INSTRUCTION SET NOTES

a. The first word of a COP440 program (ROM address 0 ) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, they are still fetched from program memory. Thus program paths take the same number of cycle times whether instructions are skipped or executed, except for LID, LQID, and JID.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, LQID, or LID instruction is the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11,15,19,23,27$, or 31 will access data in the next group of four pages.

## Option List

The COP440 mask-programmable options are assigned numbers which correspond with the COP440 pins.

Option 1: $L_{1}$ I/O Port (see note below)
$=0$ : Standard output
= 1: Open-drain output
= 2: LED direct drive output
$=3$ : TRI-STATE output
= 4: same as 0 with extra load device to $V_{C C}$
$=5$ : same as 1 with extra load device to $V_{C C}$
$=6$ : same as 2 with extra load device to $V_{C C}$
$=7$ : same as 3 with extra load device to $V_{C C}$
Option 2: Lo I/O Port
(same as Option 1)
Option 3: SI Input
$=0$ : Input with load device to $V_{C C}$
$=1$ : Hi-Z Input
Option 4: SO Output
$=0$ : Standard output
$=1$ : Open-drain output
= 2: Push-pull output
Option 5: SK Output (same as Option 4)
Option 6: $\mathbb{I} N_{0}$ Input (same as Option 3)
Option 7: $\mathbb{I N}_{3}$ Input (same as Option 3)
Option 8: Go I/O Port $=0$ : Standard output $=1$ : Open-drain output
Option 9, $\mathrm{G}_{1}$ I/O Port (same as Option 8)
Option 10: $\mathrm{G}_{2}$ 1/O Port (same as Option 8)
Option 11: $\mathrm{G}_{3}$ I/O Port (same as Option 8)
Option 12: $\mathrm{H}_{0}$ I/O Port (same as Option 8)
Option 13: $\mathrm{H}_{1} \mathrm{I} / \mathrm{O}$ Port (same as Option 8)
Option 14: $\mathrm{H}_{2} \mathrm{I} / \mathrm{O}$ Port (same as Option 8)
Option 15: $\mathrm{H}_{3}$ I/O Port (same as Option 8)
Option 16: $\mathrm{D}_{3}$ Output (same as Option 8)
Option 17: $\mathrm{D}_{2}$ Output (same as Option 8)
Option 18: $D_{1}$ Output (same as Option 8)
Option 19: $D_{0}$ Output (same as Option 8)
Option 20: GND-No options available

Option 21: CKO Pin
$=0$ : Oscillator output
= 1: RAM power supply ( $V_{R}$ ) input
= 2: General purpose input with load device to $V_{C C}$
= 3: General purpose Hi-Z input
Option 22: CKI Input
= 0: Crystal input divided by 16
$=1$ : Crystal input divided by 8
$=2$ : Single-pin RC controlled oscillator ( $\div 4$ )
$=3$ : Schmitt trigger clock input ( $\div 4$ )
Option 23: $\overline{\text { RESET Input }}$
(same as Option 3)
Option 24: R I/O Port (see note below)
$=0$ : Standard output
= 1: Open-drain output
= 2: Push-pull output
= 3: TRI-STATE output
= 4: same as 0 with extra load device to $V_{C C}$
= 5: same as 1 with extra load device to $V_{C C}$
= 6: same as 2 with extra load device to $V_{C C}$
$=7$ : same as 3 with extra load device to $V_{C C}$
Option 25: R6 1/O Port
(same as Option 24)
Option 26: R $\mathrm{R}_{5}$ I/O Port (same as Option 24)
Option 27: $\mathrm{R}_{4}$ I/O Port (same as Option 24)
Option 28: R $\mathrm{R}_{3}$ I/O Port (same as Option 24)
Option 29: $\mathrm{R}_{2}$ I/O Port (same as Option 24)
Option 30: R1 I/O Port (same as Option 24)
Option 31: Rol/O Port (same as Option 24)
Option 32: L7 I/O Port (same as Option 1)
Option 33: $L_{6}$ I/O Port (same as Option 1)
Option 34: $\mathrm{L}_{5}$ I/O Port (same as Option 1)
Option 35: $\mathrm{L}_{4}$ I/O Port (same as Option 1)
Option 36: $\mathbb{N}_{1}$ Input $=0$ : Input with load device to $V_{C C}$ $=1: \mathrm{Hi}-\mathrm{Z}$ Input $=2$ : Zero-crossing detect input (Option $41=0$ )
Option 37: $\mathrm{IN}_{2}$ Input (same as Option 3)
Option 38: $\mathrm{L}_{3}$ I/O Port (same as Option 1)
Option 39: $\mathrm{L}_{2}$ I/O Port (same as Option 1)
Option 40: VCC—no options available

## Option List (Coninuad)

Option 41: COP Function
$=0$ : Normal
= 1: MICROBUS option
Option 42: IN Input Levels
$=0$ : Standard TTL input levels (" 0 " $=0.8 \mathrm{~V}, " 1$ " $=2.0 \mathrm{~V}$ )
= 1: Higher voltage input levels (" 0 " = 1.2V, "1" = 3.6V)

Option 43: G Input Levels (same as Option 42)
Option 44: L Input Levels (same as Option 42)
Option 45: CKO Input Levels (same as Option 42)

Option 46: SI Input Levels (same as Option 42)
Option 47: R Input Levels (same as Option 42)
Option 48: H Input Levels (same as Option 42)
Option 49: No option available
Option 50: COP Bonding
$=0:$ COP440 (40-pin device)
$=1:$ COP441 (28-pin device)
= 2: COP442 (24-pin device)
= 3: COP440 and COP441
= 4: COP440 and COP442
= 5: COP440, COP441, and COP442
= 6: COP441 and COP442

## COP440 Option Table

The following options information is to be sent to National along with the EPROM.


## Note on L and R I/O Port Options

If $L$ and R I/O Ports are used as inputs, the following must be observed:
a. Open-Drain output (selection 1) is allowed only if external pull-up is provided.
b. If $L$ and $R$ output ports are disabled when reading, an external pull-up is required unless selections 4,5,6, or 7 are chosen.
c. If L output port is enabled, selections 3 and 7 are not allowed.
d. If $R$ output port is enabled, selections 2, 3, 6, and 7 are not allowed.


## Test Mode (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP440. With SO forced to logic " 1 ", two test modes are provided, depending upon the value of SI :
a. RAM and Internal Logic Test Mode $(S I=1)$
b. ROM Test Mode ( $\mathrm{SI}=0$ )

These special test modes should not be employed by the user; they are intended for manufacturing test only.

