CDP1852/3, CDP1852C/3

## Features

- Static Silicon-Gate CMOS Circuitry
- Parallel 8-Bit Data Register and Buffer
- Handshaking Via Service Request Flip-Flop
- Low Quiescent and Operating Power
- Interfaces Directly with CDP1800-Series Microprocessors
- Single Voltage Supply
- Full Military Temperature Range $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )


## Ordering Information

| PACK- <br> AGE | TEMP. <br> RANGE | 5V | 10V | PKG. <br> NO |
| :---: | :---: | :---: | :---: | :---: |
| SBDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | CDP1852CD3 | CDP1852D3 | D24.6 |

## Pinout



## Description

The CDP1852/3 and CDP1852C/3 are parallel, 8-bit, modeprogrammable input/output ports. They are compatible and will interface directly with CDP1800-Series microprocessors. They are also useful as 8-bit address latches when used with the CDP1800 multiplexed address bus and as I/O ports in general-purpose applications.

The mode control is used to program the device as an input port ( mode $=0$ ) or as an output port (mode $=1$ ). The $\overline{\mathrm{SR}} / \mathrm{SR}$ output can be used as a signal to indicate when data is ready to be transferred. In the input mode, a peripheral device can strobe data into the CDP1852/3, and microprocessor can read that data by device selection. In the output mode, a microprocessor strobes data into the CDP1852/3, and handshaking is established with a peripheral device when the CDP1852/3 is deselected.

In the input mode, data at the data-in terminals (DIO-DI7) is strobed into the port's 8 -bit register by a high (1) level on the clock line. The negative high-to-low transition of the clock latches the data in the register and sets the service request output low (SR/SR $=0$ ). When CS1/CS1 and CS2 are high (CS1/CS1 and CS2 $=1$ ), the three-state output drivers are enabled and data in the 8 -bit register appear at the data-out terminals (DO0-DO7). When either CS1/CS1 or CS2 goes low (CS1/CS1 or CS2 $=0$ ), the data-out terminals are tristated and the service request output returns high $(\overline{\mathrm{SR}} / \mathrm{SR}=1)$.

In the output mode, the output drivers are enabled at all times. Data at the data-in terminals (DIO-DI7) is strobed into the 8 -bit register when CS1/CS1 is low $(\mathrm{CS} 1 / \overline{\mathrm{CS} 1}=0)$ and CS2 and the clock are high (1), and are present at the dataout terminals (DO0-DO7). The negative high-to-low transition of the clock latches the data in the register. The $\overline{\mathrm{SR}} / \mathrm{SR}$ output goes high $(\overline{\mathrm{SR}} / \mathrm{SR}=1)$ when the device is deselected $(\mathrm{CS} 1 / \overline{\mathrm{CS} 1}=1$ or $\mathrm{CS} 2=0)$ and returns low $(\overline{\mathrm{SR}} / \mathrm{SR}=0)$ on the following trailing edge of the clock.

A $\overline{\text { CLEAR }}$ control is provided for resetting the port's register (DO0-DO7 $=0$ ) and service request flip-flop (input mode: $\overline{\mathrm{SR}} / \mathrm{SR}=1$ and output mode: $\overline{\mathrm{SR}} / \mathrm{SR}=0)$.

The CDP1852/3 is functionally identical to the CDP1852C/3. The CDP1852/3 has a recommended operating voltage range of 4 V to 10.5 V , and the CDP1852C/3 has a recommended operating voltage range of 4 V to 6.5 V .

The CDP1852/3 and CDP1852C/3 are supplied in 24-lead, dual-in-line side-brazed ceramic packages (D suffix).

## Block Diagram of CDP1852/3



FIGURE 1.


FIGURE 2. CDP1852/3 LOGIC DIAGRAM

## Absolute Maximum Ratings

DC Supply Voltage Range, ( $\mathrm{V}_{\mathrm{DD}}$ ):
(All Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ Terminal)
CDP1852/3
-0.5 V to +11 V
-0.5 V to +7 V
Input Voltage Range, All Inputs . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC Input Current, any One Input

Thermal Information
Thermal Resistance (Typical) SBDIP Package
Device Dissipation Per Out位信 Per Output Transisto $\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range (All Package Types) 100 mW
Operating Temperature Range ( $T_{A}$ ) Package Type D

Range ( $T_{A}$
Storage Temperature Range ( $\mathrm{T}_{\mathrm{STG}}$ ) $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Lead Temperature (During Soldering):
At distance $1 / 16 \pm 1 / 32$ in $(1.59 \pm 0.79 \mathrm{~mm})$
From Case for 10s max

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Recommended Operating Conditions $\quad \mathrm{T}_{\mathrm{A}}=$ Full-Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges.

| PARAMETER | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CPP1852/3 |  | CDP1852C/3 |  |  |
|  | MIN | MAX | MIN | MAX |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | $\mathrm{V}_{S S}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |

Static Electrical Specifications $V_{I N}=0$ or $V_{D D}$, Except as Noted

| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Quiescent Device Current (Note 1) | $\mathrm{I}_{\mathrm{DD}}$ | $V_{D D}=5 \mathrm{~V}$ | - | 10 | - | 100 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | - | 20 | - | 300 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | ${ }^{\text {OL }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | 2.6 | - | 1.9 | - | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 6.1 | - | 4.1 | - | mA |
| Output High Drive (Source) Current | ${ }^{\text {OH }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.6 \mathrm{~V}$ | -1.8 | - | -1.3 | - | mA |
|  |  | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V}$ | -4.4 | - | -2.9 | - | mA |
| Output Voltage Low Level | V OL | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ | - | 0.1 | - | 0.2 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ | - | 0.1 | - | 0.2 | V |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ | 4.9 | - | 4.8 | - | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ | 9.9 | - | 9.8 | - | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.2,4.8 \mathrm{~V}$ | - | 1.5 | - | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.2,9.8 \mathrm{~V}$ | - | 3 | - | 3 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.2,4.8 \mathrm{~V}$ | 3.5 | - | 3.5 | - | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.2,9.8 \mathrm{~V}$ | 7 | - | 7 | - | V |
| Input Leakage Low | IIL | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | - | -1 | - | -5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | - | -1 | - | -5 | $\mu \mathrm{A}$ |
| Input Leakage High | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ | - | 1 | - | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ | - | 1 | - | 5 | $\mu \mathrm{A}$ |

Static Electrical Specifications $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{DD}}$, Except as Noted (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Three-State Output Leakage Low | $\mathrm{l}_{\text {OzL }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | -1 | - | -5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | -1 | - | -5 | $\mu \mathrm{A}$ |
| Three-State Output Leakage High | $\mathrm{I}_{\text {OZH }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}$ | - | 1 | - | 5 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V}$ | - | 1 | - | 5 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | Note 2 | - | 10 | - | 10 | pF |
| Output Capacitance | $\mathrm{C}_{\text {OUT }}$ | Note 2 | - | 15 | - | 15 | pF |

NOTES:

1. The CDP $1852 \mathrm{C} / 3$ meets all 5 V static electrical specifications of the CDP $1852 / 3$ except $+125^{\circ} \mathrm{C}$ quiescent device current for which the limit is $I_{D D}=300 \mu \mathrm{~A}$.
2. Input and output capacitance are guaranteed but not tested.

## Static Burn-In Circuit



Dynamic Electrical Specifications Mode $=0$ Input Port, See Figure 3, Input $t_{r}, t_{f} \leq 15 n s ; C_{L}=50 \mathrm{pF}$

| PARAMETER | SYMBOL | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \text { vOLTS } \end{aligned}$ | LIMITS (NOTE 1) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | (NOTE 1) <br> MIN | MAX | (NOTE 1) <br> MIN | MAX |  |
| Select Duration | ${ }_{\text {tsw }}$ | 5 | 250 | - | 360 | - | ns |
|  |  | 10 | 150 | - | 180 | - | ns |
| Clock Pulse Width | tww | 5 | 150 | - | 200 | - | ns |
|  |  | 10 | 90 | - | 110 | - | ns |
| Clear Pulse Width | ${ }_{\text {t CLR }}$ | 5 | 110 | - | 160 | - | ns |
|  |  | 10 | 50 | - | 80 | - | ns |
| Data-In to Clock Fall Setup Time | $t_{\text {DS }}$ | 5 | -10 | - | -10 | - | ns |
|  |  | 10 | -5 | - | -5 | - | ns |

Dynamic Electrical Specifications Mode $=0$ Input Port, See Figure 3, Input $t_{\mathrm{F}}, \mathrm{t}_{\mathrm{f}} \leq 15 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (Continued)

| PARAMETER | SYMBOL | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \text { vOLTS } \end{gathered}$ | LIMITS (NOTE 1) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | (NOTE 1) MIN | MAX | (NOTE 1) MIN | MAX |  |
| Data-In After Clock Fall Hold Time | $t_{\text {DH }}$ | 5 | 150 | - | 170 | - | ns |
|  |  | 10 | 70 | - | 100 | - | ns |
| Propagation Delay Times: Clear to $\overline{\mathrm{SR}}$ | $t_{\text {RSR }}$ | 5 | - | 200 | - | 340 | ns |
|  |  | 10 | - | 110 | - | 170 | ns |
| Clock to $\overline{\mathrm{SR}}$ | $\mathrm{t}_{\text {CSR }}$ | 5 | - | 175 | - | 220 | ns |
|  |  | 10 | - | 110 | - | 130 | ns |
| Deselect to $\overline{\mathrm{SR}}$ | $\mathrm{t}_{\text {SSR }}$ | 5 | - | 175 | - | 240 | ns |
|  |  | 10 | - | 110 | - | 120 | ns |

NOTE:

1. Time required by a device to allow for the indicated function.


NOTE:

1. $\mathrm{CS} 1 \cdot \mathrm{CS} 2$ is the overlap of $\mathrm{CS} 1=1$ and $\mathrm{CS} 2=1$.

| MODE $=\mathbf{0}$ TRUTH TABLE |  |  |  |
| :---: | :---: | :---: | :--- |
| CLOCK | CS1•CS2 (Note 1) | $\overline{\text { CLEAR }}$ | DATA OUT EQUALS |
| X | 0 | X | High Impedance |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | Data Latch |
| 1 | 1 | X | Data In |


| SERVICE REQUEST <br> TRUTH TABLE |  |  |
| :--- | :--- | :---: |
| Clock $=$ | CS1 or CS2 $=$ <br> or $\overline{\text { CLEAR }}=0$ |  |
| $\overline{\mathrm{SR}}=0$ |  |  |

NOTE:

1. $C S 1 \cdot C S 2=C S 1=1, C S 2=1$.

FIGURE 3. MODE $=0$ INPUT PORT TIMING WAVEFORMS AND TRUTH TABLES

Dynamic Electrical Specification Mode $=1$ Output Port, See Figure 4, Input tr, $\mathrm{tf} \leq 15 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| PARAMETER | SYMBOL | $\begin{gathered} \mathrm{v}_{\mathrm{DD}} \\ \text { vOLTS } \end{gathered}$ | LIMITS (NOTE 1) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | (NOTE 1) MIN | MAX | (NOTE 1) MIN | MAX |  |
| Clock Pulse Width | $\mathrm{t}_{\text {cLK }}$ | 5 | 170 | - | 260 | - | ns |
|  |  | 10 | 90 | - | 130 | - | ns |
| Write Width Duration | ${ }^{\text {tww }}$ | 5 | 200 | - | 260 | - | ns |
|  |  | 10 | 110 | - | 130 | - | ns |
| Clear Pulse Width | ${ }_{\text {t }}$ LR | 5 | 110 | - | 135 | - | ns |
|  |  | 10 | 60 | - | 75 | - | ns |
| Data-In to Clock Fall Setup Time | $t_{\text {DS }}$ | 5 | -10 | - | -10 | - | ns |
|  |  | 10 | -5 | - | -5 | - | ns |
| Data Hold from Write Termination | $t_{\text {DH }}$ | 5 | 130 | - | 170 | - | ns |
|  |  | 10 | 70 | - | 90 | - | ns |
| Select-After Clock-Fall Hold Time | $\mathrm{t}_{\text {SH }}$ | 5 | 0 | - | 0 | - | ns |
|  |  | 10 | 0 | - | 0 | - | ns |
| Propagation Delay Times: Clear to Data | $\mathrm{t}_{\text {RDO }}$ | 5 | - | 215 | - | 290 | ns |
|  |  | 10 | - | 140 | - | 190 | ns |
| Write to Data Out | twDo | 5 | - | 250 | - | 350 | ns |
|  |  | 10 | - | 130 | - | 190 | ns |
| Data In to Data Out | $\mathrm{t}_{\text {DDO }}$ | 5 | - | 150 | - | 200 | ns |
|  |  | 10 | - | 80 | - | 100 | ns |
| Clear to SR | $t_{\text {RSR }}$ | 5 | - | 175 | - | 240 | ns |
|  |  | 10 | - | 120 | - | 160 | ns |
| Clock to SR | ${ }^{\text {cher }}$ | 5 | - | 170 | - | 240 | ns |
|  |  | 10 | - | 90 | - | 120 | ns |
| Deselect to SR | $t_{\text {SSR }}$ | 5 | - | 170 | - | 240 | ns |
|  |  | 10 | - | 90 | - | 120 | ns |

NOTE:

1. Time required by a device to allow for the indicated function.


NOTES:

1. $\mathrm{CS} 1 \cdot \mathrm{CS} 2$ is the overlap of the $\overline{\mathrm{CS} 1}=0$ and $\mathrm{CS} 2=1$.
2. Write is the overlap of CS1 • CS2 and clock.

| MODE = 1 TRUTH TABLE |  |  |  |
| :---: | :---: | :---: | :--- |
| CLOCK | $\overline{\text { CS1 }} \cdot \mathbf{C S 2}$ (NOTE 1) | $\overline{\text { CLEAR }}$ | DATA OUT EQUALS |
| 0 | X | 0 | 0 |
| 0 | X | 1 | Data Latch |
| X | 0 | 1 | Data Latch |
| 1 | 1 | X | Data In |



NOTE:

1. $\overline{\mathrm{CS} 1} \cdot \mathrm{CS} 2=\overline{\mathrm{CS} 1}=0, \mathrm{CS} 2=1$

FIGURE 4. MODE $=1$ OUTPUT PORT TIMING WAVEFORMS AND TRUTH TABLES

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]
[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

    For information regarding Intersil Corporation and its products, see www.intersil.com

