> CMOS Analog Multiplexers/Demultiplexers

## Features

- High Voltage Types (20V Rating)
- CD4067BMS Single 16 Channel Multiplexer/Demultiplexer
- CD4097BMS Differential 8 Channel Multiplexer/Demultiplexer
- Low ON Resistance: $125 \Omega$ (typ) Over 15Vp-p Signal Input Range for VDD - VSS = 15V
- High OFF Resistance: Channel Leakage of $\pm 10 \mathrm{pA}$ (typ) at VDD - VSS = 18V
- Matched Switch Characteristics: RON = $5 \Omega$ (typ) for VDD - VSS = 15V
- Very Low Quiescent Power Dissipation Under All Digital Control Input and Supply Conditions: $0.2 \mu \mathrm{~W}$ (typ) at VDD - VSS = 10V
- Binary Address Decoding on Chip
- 5V, 10V and 15V Parametric Ratings
- 100\% Tested for Quiescent Current at 20V
- Maximum Input Current of $1 \mu \mathrm{~A}$ at 18 V Over Full Package Temperature Range; 100 nA at 18 V and $+25^{\circ} \mathrm{C}$
- Standardized Symmetrical Output Characteristics


## Applications

- Analog and Digital Multiplexing and Demultiplexing
- A/D and D/A Conversion
- Signal Gating
* When these devices are used as demultiplexers the "CHANNEL IN/OUT" terminals are the outputs and the "COMMON OUT/IN" terminals are the inputs.


## Description

CD4067BMS and CD4097BMS CMOS analog multiplexers/ demultiplexers* are digitally controlled analog switches having low ON Impedance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.
The CD4067BMS is a 16 channel multiplexer with four binary control inputs, A, B, C, D and an inhibit input, arranged so that any combination of the inputs selects one switch.
The CD4097BMS is a differential 8 channel multiplexer having three binary control inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and an inhibit input. The inputs permit selection of one of eight pairs of switches. A logic "1" present at the inhibit input turns all channels off.
The CD4067BMS and CD4097BMS are supplied in these 24 lead outline packages:

| Braze Seal DIP | *H4V | $\dagger \mathrm{H} 6 \mathrm{M}$ |
| :--- | :--- | :--- |
| Frit Seal DIP | ${ }^{*} \mathrm{H} 1 Z$ | $\dagger \mathrm{HFN}$ |
| Ceramic Flatpack | ${ }^{*} \mathrm{H} 4 \mathrm{P}$ | $\dagger \mathrm{H} 4 \mathrm{P}$ |
| *CD4067B Only | $\dagger$ †CD4097B |  |

## Pinout

> CD4067BMS
> TOP VIEW


CD4097BMS
TOP VIEW


Specifications CD4067BMS, CD4097BMS

## Absolute Maximum Ratings

DC Supply Voltage Range, (VDD) . $\qquad$ -0.5 V to +20 V (Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . . -0.5 V to VDD +0.5 V
DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$
Operating Temperature Range . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Package Types D, F, K, H
Storage Temperature Range (TSTG) $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . $+265^{\circ} \mathrm{C}$ At Distance $1 / 16 \pm 1 / 32$ Inch ( $1.59 \mathrm{~mm} \pm 0.79 \mathrm{~mm}$ ) from case for 10s Maximum

## Reliability Information

Thermal Resistance
Ceramic DIP and FRIT Package

| $\theta_{\mathrm{ja}}$ <br> $80^{\circ} \mathrm{C} / \mathrm{W}$ | $\theta_{\mathrm{jc}}$ <br> $70^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: |
| $0^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $20^{\circ} \mathrm{C} / \mathrm{W}$ |  |

Flatpack Package . . . . . . . . . . . . . . . . $70^{\circ} \mathrm{C} / \mathrm{W}$
Maximum Package Power Dissipation (PD) at $+125^{\circ} \mathrm{C}$
For TA $=-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ (Package Type D, F, K) $\ldots . .500 \mathrm{~mW}$
For TA $=+100^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Package Type D, F, K) .... . Derate Linearity at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+175^{\circ} \mathrm{C}$

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS (NOTE 1) |  | GROUP A SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN |  | MAX |  |
| Supply Current | IDD | VDD $=20 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND |  |  | 1 | $+25^{\circ} \mathrm{C}$ | - | 10 | $\mu \mathrm{A}$ |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 1000 | $\mu \mathrm{A}$ |
|  |  | VDD $=18 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND |  | 3 | $-55^{\circ} \mathrm{C}$ | - | 10 | $\mu \mathrm{A}$ |
| Input Leakage Current | IIL | VIN = VDD or GND | VDD $=20$ | 1 | $+25^{\circ} \mathrm{C}$ | -100 | - | nA |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | -1000 | - | nA |
|  |  |  | VDD $=18 \mathrm{~V}$ | 3 | $-55^{\circ} \mathrm{C}$ | -100 | - | nA |
| Input Leakage Current | IIH | VIN = VDD or GND | VDD $=20$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 100 | nA |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 1000 | nA |
|  |  |  | VDD $=18 \mathrm{~V}$ | 3 | $-55^{\circ} \mathrm{C}$ | - | 100 | nA |
| ON-State Resistance RL = 10K Returned to VDD - VSS/2 | RON | $\begin{aligned} & \hline \mathrm{VDD}=5 \mathrm{~V} \\ & \text { VIS }=\mathrm{VSS} \text { to VDD } \end{aligned}$ |  | 1 | $+25^{\circ} \mathrm{C}$ | - | 1050 | $\Omega$ |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 1300 | $\Omega$ |
|  |  |  |  | 3 | $-55^{\circ} \mathrm{C}$ | - | 800 | $\Omega$ |
|  |  | $\begin{array}{\|l\|} \hline \text { VDD }=10 \mathrm{~V} \\ \text { VIS }=\text { VSS to VDD } \end{array}$ |  | 1 | $+25^{\circ} \mathrm{C}$ | - | 400 | $\Omega$ |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 500 | $\Omega$ |
|  |  |  |  | 3 | $-55^{\circ} \mathrm{C}$ | - | 310 | $\Omega$ |
|  |  | $\begin{array}{\|l\|} \hline \text { VDD }=15 \mathrm{~V} \\ \text { VIS }=\text { VSS to VDD } \end{array}$ |  | 1 | $+25^{\circ} \mathrm{C}$ | - | 240 | $\Omega$ |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 320 | $\Omega$ |
|  |  |  |  | 3 | $-55^{\circ} \mathrm{C}$ | - | 220 | $\Omega$ |
| N Threshold Voltage | VNTH | VDD $=10 \mathrm{~V}$, ISS $=-1$ |  | 1 | $+25^{\circ} \mathrm{C}$ | -2.8 | -0.7 | V |
| P Threshold Voltage | VPTH | VSS $=0 \mathrm{~V}, \mathrm{IDD}=10 \mu$ |  | 1 | $+25^{\circ} \mathrm{C}$ | 0.7 | 2.8 | V |
| Functional (Note 4) | F | $\mathrm{VDD}=2.8 \mathrm{~V}, \mathrm{VIN}=\mathrm{VD}$ | D or GND | 7 | $+25^{\circ} \mathrm{C}$ | $\mathrm{VOH}>$ VDD/2 | $\begin{aligned} & \mathrm{VOL}< \\ & \mathrm{VDD} / 2 \end{aligned}$ | V |
|  |  | VDD $=20 \mathrm{~V}$, VIN $=$ V | or GND | 7 | $+25^{\circ} \mathrm{C}$ |  |  |  |
|  |  | VDD $=18 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND |  | 8A | $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  | VDD $=3 \mathrm{~V}$, VIN = VDD or GND |  | 8B | $-55^{\circ} \mathrm{C}$ |  |  |  |
| Input Voltage Low (Note 2) | VIL | $\begin{aligned} & \hline \text { VDD }=5 \mathrm{~V}=\text { VIS Thru } 1 \mathrm{~K} \\ & \mathrm{VEE}=\mathrm{VSS} \\ & \mathrm{RL}=1 \mathrm{~K} \text { to } \mathrm{VSS} \\ & \|\|S S\|<2 \mu \mathrm{~A} \text { on all } \\ & \text { OFF Channels } \end{aligned}$ |  | 1, 2, 3 | $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 1.5 | V |
| Input Voltage High (Note 2) | VIH |  |  | 1, 2, 3 | $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 3.5 | - | V |
| Input Voltage Low (Note 2) | VIL | $\begin{aligned} & \mathrm{VDD}=15 \mathrm{~V}=\mathrm{VIS} \text { Thru } 1 \mathrm{~K} \\ & \mathrm{VEE}=\mathrm{VSS} \\ & \mathrm{RL}=1 \mathrm{~K} \text { to } \mathrm{VSS} \\ & \|I S S\|<2 \mu \mathrm{~A} \text { on all } \\ & \text { OFF Channels } \end{aligned}$ |  | 1, 2, 3 | $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 4 | V |
| Input Voltage High (Note 2) | VIH |  |  | 1, 2, 3 | $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 11 | - | V |

Specifications CD4067BMS, CD4097BMS

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS (NOTE 1) |  | GROUP A SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN |  | MAX |  |
| OFF Channel Leakage Any Channel OFF or All Channels OFF (Common OUT/IN) | IOZL | VOUT $=0 \mathrm{~V}$ | VDD $=20 \mathrm{~V}$ |  | 1 | $+25^{\circ} \mathrm{C}$ | -0.1 | - | $\mu \mathrm{A}$ |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | -1.0 | - | $\mu \mathrm{A}$ |
|  |  |  | VDD $=18 \mathrm{~V}$ | 3 | $-55^{\circ} \mathrm{C}$ | -0.1 | - | $\mu \mathrm{A}$ |
|  | IOZH | VOUT = VDD | VDD $=20 \mathrm{~V}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 0.1 | $\mu \mathrm{A}$ |
|  |  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VDD}=18 \mathrm{~V}$ | 3 | $-55^{\circ} \mathrm{C}$ | - | 0.1 | $\mu \mathrm{A}$ |

NOTES: 1. All voltages referenced to device GND, $100 \%$ testing being 3. For accuracy, voltage is measured differentially to VDD. Limit implemented.
2. Go/No Go test with limits applied to inputs. is 0.050 V max.
4. $\mathrm{VDD}=2.8 / 3.0 \mathrm{~V}, \mathrm{RL}=200 \mathrm{~K}$ $\mathrm{VDD}=20 \mathrm{~V} / 18 \mathrm{~V}, \mathrm{RL}=10 \mathrm{~K}-25 \mathrm{~K}$

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | GROUP A SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| Propagation Delay (Signal In to Output) | TPHL TPLH | $\begin{aligned} & \text { VDD }=5 \mathrm{~V}, \text { VIN = VDD or GND } \\ & (\text { Notes } 1,2) \end{aligned}$ | 9 | $+25^{\circ} \mathrm{C}$ | - | 60 | ns |
|  |  |  | 10, 11 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 81 | ns |
| Propagation Delay Address or Inhibit to Signal Out. (Channel Turning On) | $\begin{aligned} & \hline \text { TPZH } \\ & \text { TPZL } \end{aligned}$ | $\begin{aligned} & \text { VDD }=5 \mathrm{~V}, \text { VIN = VDD or GND } \\ & \text { (Notes 2, 3) } \end{aligned}$ | 9 | $+25^{\circ} \mathrm{C}$ | - | 650 | ns |
|  |  |  | 10, 11 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 878 | ns |

NOTES:

1. $C L=50 p F, R L=200 \mathrm{~K}$, Input $T R, T F<20 \mathrm{~ns}$.
2. $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ limits guaranteed, $100 \%$ testing being implemented.
3. $C L=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{~K}$, Input $\mathrm{TR}, \mathrm{TF}<20 \mathrm{~ns}$.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS |  | NOTES | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN |  | MAX |  |
| Supply Current | IDD | VDD $=5 \mathrm{~V}$, VIN $=$ VDD or GND |  |  | 1, 2 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ | - | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | $+125^{\circ} \mathrm{C}$ |  | - | 150 | $\mu \mathrm{A}$ |
|  |  | VDD $=10 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND |  | 1, 2 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ | - | 10 | $\mu \mathrm{A}$ |
|  |  |  |  | $+125^{\circ} \mathrm{C}$ | - | 300 | $\mu \mathrm{A}$ |  |
|  |  | VDD $=15 \mathrm{~V}, \mathrm{VIN}=$ VDD or GND |  |  | 1, 2 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ | - | 10 | $\mu \mathrm{A}$ |
|  |  |  |  | $+125^{\circ} \mathrm{C}$ |  | - | 600 | $\mu \mathrm{A}$ |
| Input Voltage Low | VIL | $\begin{aligned} & \text { VDD = VIS = 10V } \\ & \text { VEE = VSS } \\ & \text { RL = 1K to VSS } \\ & \text { IIS < 2 } \mu \mathrm{A} \\ & \text { ON OFF Channel } \end{aligned}$ |  | 1, 2 | $\begin{array}{\|c} \hline+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}, \\ -55^{\circ} \mathrm{C} \end{array}$ | - | 3 | V |
| Input Voltage High | VIH |  |  | 1, 2 | $\begin{gathered} \hline+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}, \\ -55^{\circ} \mathrm{C} \end{gathered}$ | +7 | - | V |
| Propagation Delay Address or Inhibit to Signal Out. (Channel Turning On) | $\begin{aligned} & \hline \text { TPZH } \\ & \text { TPZL } \end{aligned}$ | $\mathrm{VDD}=10 \mathrm{~V}$ |  | 1, 2, 4 | $+25^{\circ} \mathrm{C}$ | - | 270 | ns |
|  |  | VDD $=15 \mathrm{~V}$ |  | 1, 2, 4 | $+25^{\circ} \mathrm{C}$ | - | 190 | ns |
| Propagation Delay Signal In to Output | TPHL TPLH | VDD $=10 \mathrm{~V}$ | $\begin{aligned} & \text { VIS = VDD or } \\ & \text { GND } \end{aligned}$ | 1, 2, 3 | $+25^{\circ} \mathrm{C}$ | - | 30 | ns |
|  |  | VDD $=15 \mathrm{~V}$ |  | 1, 2, 3 | $+25^{\circ} \mathrm{C}$ | - | 20 | ns |

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

| PARAMETER | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| Propagation Delay | TPHZ | VDD $=5 \mathrm{~V}$ | 1, 2, 5 | $+25^{\circ} \mathrm{C}$ | - | 440 | ns |
| Address or Inhibit to Signal Out |  | VDD $=10 \mathrm{~V}$ | 1, 2, 5 | $+25^{\circ} \mathrm{C}$ | - | 180 | ns |
| (Channel Turning Off) |  | VDD $=15 \mathrm{~V}$ | 1,2,5 | $+25^{\circ} \mathrm{C}$ | - | 130 | ns |
| Input Capacitance | CIN | Any Address or Inhibit | 1, 2 | $+25^{\circ} \mathrm{C}$ | - | 7.5 | pF |

NOTES:

1. All voltages referenced to device GND.
2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.
3. $C L=50 p F, R L=200 \mathrm{~K}$, Input $T R, T F<20 n s$.
4. $C L=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{~K}$, Input $T R, T F<20 \mathrm{~ns}$.
5. $C L=50 \mathrm{pF}, \mathrm{RL}=300 \Omega$, Input $T R, T F<20 \mathrm{~ns}$.

TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| Supply Current | IDD | VDD $=20 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND | 1, 4 | $+25^{\circ} \mathrm{C}$ | - | 25 | $\mu \mathrm{A}$ |
| N Threshold Voltage | VNTH | VDD $=10 \mathrm{~V}, \mathrm{ISS}=-10 \mu \mathrm{~A}$ | 1, 4 | $+25^{\circ} \mathrm{C}$ | -2.8 | -0.2 | V |
| N Threshold Voltage Delta | $\Delta$ VTN | $\mathrm{VDD}=10 \mathrm{~V}, \mathrm{ISS}=-10 \mu \mathrm{~A}$ | 1, 4 | $+25^{\circ} \mathrm{C}$ | - | $\pm 1$ | V |
| P Threshold Voltage | VTP | $V S S=0 V, I D D=10 \mu \mathrm{~A}$ | 1, 4 | $+25^{\circ} \mathrm{C}$ | 0.2 | 2.8 | V |
| P Threshold Voltage Delta | $\Delta \mathrm{VTP}$ | $V S S=0 V, I D D=10 \mu \mathrm{~A}$ | 1, 4 | $+25^{\circ} \mathrm{C}$ | - | $\pm 1$ | V |
| Functional | F | VDD $=18 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND | 1 | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \hline \mathrm{VOH}> \\ & \mathrm{VDD} / 2 \end{aligned}$ | $\mathrm{VOL}<$ VDD/2 | V |
|  |  | VDD $=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VDD}$ or GND |  |  |  |  |  |
| Propagation Delay Time | $\begin{aligned} & \hline \text { TPHL } \\ & \text { TPLH } \end{aligned}$ | $\mathrm{VDD}=5 \mathrm{~V}$ | 1, 2, 3, 4 | $+25^{\circ} \mathrm{C}$ | - | $\begin{gathered} \hline 1.35 \mathrm{x} \\ +25^{\circ} \mathrm{C} \\ \text { Limit } \end{gathered}$ | ns |

NOTES: 1. All voltages referenced to device GND.
2. $C L=50 \mathrm{pF}, \mathrm{RL}=200 \mathrm{~K}$, Input $\mathrm{TR}, \mathrm{TF}<20 \mathrm{~ns}$.
3. See Table 2 for $+25^{\circ} \mathrm{C}$ limit.
4. Read and Record

TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS $+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | DELTA LIMIT |
| :--- | :---: | :--- |
| Supply Current - MSI-2 | IDD | $\pm 1.0 \mu \mathrm{~A}$ |
| ON Resistance | RONDEL10 | $\pm 20 \% \times$ Pre-Test Reading |

TABLE 6. APPLICABLE SUBGROUPS

| CONFORMANCE GROUP | MIL-STD-883 <br> METHOD | GROUP A SUBGROUPS | READ AND RECORD |
| :--- | :---: | :---: | :---: |
| Initial Test (Pre Burn-In) | $100 \% 5004$ | $1,7,9$ | IDD, IOL5, IOH5A, RONDEL10 |
| Interim Test 1 (Post Burn-In) | $100 \% 5004$ | $1,7,9$ | IDD, IOL5, IOH5A, RONDEL10 |
| Interim Test 2 (Post Burn-In) | $100 \% 5004$ | $1,7,9$ | IDD, IOL5, IOH5A, RONDEL10 |
| PDA (Note 1) | $100 \% 5004$ | $1,7,9$, Deltas |  |
| Interim Test 3 (Post Burn-In) | $100 \% 5004$ | $1,7,9$ | IDD, IOL5, IOH5A, RONDEL10 |
| PDA (Note 1) | $100 \% 5004$ | $1,7,9$, Deltas |  |
| Final Test | $100 \% 5004$ | $2,3,8 \mathrm{~A}, 8 \mathrm{~B}, 10,11$ |  |

TABLE 6. APPLICABLE SUBGROUPS

| CONFORMANCE GROUP |  | MIL-STD-883 <br> METHOD | GROUP A SUBGROUPS | READ AND RECORD |
| :--- | :--- | :---: | :---: | :--- |
| Group A | Sample 5005 | $1,2,3,7,8 \mathrm{~A}, 8 \mathrm{~B}, 9,10,11$ |  |  |
| Group B | Subgroup B-5 | Sample 5005 | $1,2,3,7,8 \mathrm{~A}, 8 \mathrm{~B}, 9,10,11$, Deltas | Subgroups 1, 2, 3, 9, 10, 11 |
|  | Subgroup B-6 | Sample 5005 | $1,7,9$ |  |
| Group D | Sample 5005 | $1,2,3,8 \mathrm{~A}, 8 \mathrm{~B}, 9$ | Subgroups 1, 23 |  |

NOTE: 1.5\% Parameteric, 3\% Functional; Cumulative for Static 1 and 2.

TABLE 7. TOTAL DOSE IRRADIATION

| CONFORMANCE GROUPS | MIL-STD-883 <br> METHOD | TEST |  | READ AND RECORD |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | POST-IRRAD | PRE-IRRAD | POST-IRRAD |  |

TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS

| FUNCTION | OPEN | GROUND | VDD | $9 \mathrm{~V} \pm-0.5 \mathrm{~V}$ | OSCILLATOR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 50kHz | 25kHz |
| PART NUMBER CD4067BMS |  |  |  |  |  |  |
| Static Burn-In 1 Note 1 | 1 | 2-23 | 24 |  |  |  |
| Static Burn-In 2 Note 1 | 1 | 12 | 2-11, 13-24 |  |  |  |
| Dynamic Burn-In Note 1 | - | 12, 15 | 24 | 1 | 2-9, 16-23 | $\begin{gathered} \text { 10, 11, 13, } 14 \\ (\text { Note 3) } \end{gathered}$ |
| Irradiation Note 2 | 1 | 12 | 2-11, $13-24$ |  |  |  |
| PART NUMBER CD4097BMS |  |  |  |  |  |  |
| Static Burn-In 1 Note 1 | 1,17 | 2-16, 18-23 | 24 |  |  |  |
| Static Burn-In 2 Note 1 | 1,17 | 12 | $\begin{gathered} 2-11,13-16, \\ 18-24 \end{gathered}$ |  |  |  |
| Dynamic Burn-In Note 1 | - | 12, 13 | 24 | 1,17 | $\begin{gathered} 2-9,15,16 \\ 18-23 \end{gathered}$ | $\begin{gathered} \hline 10,11,14 \\ \text { (Note 4) } \end{gathered}$ |
| Irradiation Note 2 | 1,17 | 12 | $\begin{gathered} 2-11,13-16 \\ 18-24 \end{gathered}$ |  |  |  |

NOTE:

1. Each pin except VDD and GND will have a series resistor of $10 \mathrm{~K} \pm 5 \%$, VDD $=18 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. Each pin except VDD and GND will have a series resistor of $47 \mathrm{~K} \pm 5 \%$; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, $\mathrm{VDD}=10 \mathrm{~V} \pm 0.5 \mathrm{~V}$
3. Pin 10 is at 14 kHz , Pin 11 is at 7 kHz , Pin 13 is at 1.7 kHz , Pin 14 is at 3.5 kHz
4. Pin 10 is at 14 kHz , Pin 11 is at 7 kHz , Pin 14 is at 3.5 kHZ

## Functional Diagram



VDD $=24 \quad$ VSS $=12$

CD4067
CD4067 TRUTH TABLE

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | Inh | SELECTED <br> CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | 1 | None |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 2 |
| 1 | 1 | 0 | 0 | 0 | 3 |
| 0 | 0 | 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 0 | 0 | 5 |
| 0 | 1 | 1 | 0 | 0 | 6 |
| 1 | 1 | 1 | 0 | 0 | 7 |
| 0 | 0 | 0 | 1 | 0 | 8 |
| 1 | 0 | 0 | 1 | 0 | 9 |
| 0 | 1 | 0 | 1 | 0 | 10 |
| 1 | 1 | 0 | 1 | 0 | 11 |
| 0 | 0 | 1 | 1 | 0 | 12 |
| 1 | 0 | 1 | 1 | 0 | 13 |
| 0 | 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 0 | 15 |



CD4097
CD4097 TRUTH TABLE

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | Inh | SELECTED <br> CHANNEL |
| :--- | :---: | :---: | :---: | :--- |
| X | X | X | 1 | None |
| 0 | 0 | 0 | 0 | $0 \mathrm{X}, 0 \mathrm{Y}$ |
| 1 | 0 | 0 | 0 | $1 \mathrm{X}, 1 \mathrm{Y}$ |
| 0 | 1 | 0 | 0 | $2 \mathrm{X}, 2 \mathrm{Y}$ |
| 1 | 1 | 0 | 0 | $3 \mathrm{X}, 3 \mathrm{Y}$ |
| 0 | 0 | 1 | 0 | $4 \mathrm{X}, 4 \mathrm{Y}$ |
| 1 | 0 | 1 | 0 | $5 \mathrm{X}, 5 \mathrm{Y}$ |
| 0 | 1 | 1 | 0 | $6 \mathrm{X}, 6 \mathrm{Y}$ |
| 1 | 1 | 1 | 0 | $7 \mathrm{X}, 7 \mathrm{Y}$ |



FIGURE 1. WAVEFORM CHANNEL BEING TURNED ON, OFF


FIGURE 2. PROPAGATION DELAY WAVEFORM, CHANNEL BEING TURNED OFF, ON


FIGURE 3. CD4067BMS LOGIC DIAGRAM


FIGURE 4. CD4097BMS LOGIC DIAGRAM

## Typical Performance Characteristics



FIGURE 5. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)


FIGURE 7. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)


FIGURE 6. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)


FIGURE 8. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)

## Chip Dimensions and Pad Layouts



CD4067BMSH

> Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch)

## Special Considerations

In applications where separate power sources are used to drive VDD and the signal inputs, the VDD current capability should exceed VDD/RL (RL = effective external load). This provision avoids permanent current flow or clamp action on the VDD supply when power is applied or removed from the CD4067BMS or CD4097BMS.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to VSS, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to VSS.

The amount of charge dumped is mostly a function of the signal level above VSS. Typically, at VDD - VSS = 10V, a 100 pF capacitor connected to the input or output of the
channel will lose 3 to $4 \%$ of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than $1-2 \mu \mathrm{~s}$. When the inhibit signal turns a channel off, there is no charge dumping to VSS. Rather, there is a slight rise in the channel voltage level ( 65 mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.

In certain applications, the external load resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART - Table 1). no VDD current will flow through RL if the switch current flows into terminal 1 on the CD4067BMS, terminals 1 and 17 on the CD4097BMS.

METALLIZATION: Thickness: $11 \mathrm{k} \AA-14 \mathrm{k} \AA, \mathrm{AL}$.
PASSIVATION: $10.4 \mathrm{k} \AA-15.6 \mathrm{k} \AA$, Silane
BOND PADS: 0.004 inches X 0.004 inches MIN
DIE THICKNESS: 0.0198 inches -0.0218 inches

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

[^0]For information regarding Intersil Corporation and its products, see web site http://www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

