## 12 x 8 x 1 BiMOS-E Crosspoint Switch

The Intersil CD22M3493 is an array of 96 analog switches capable of handling signals from DC to video. Because of the switch structure, input signals may swing through the total supply voltage range, $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$. Each of the 96 switches may be addressed via the ADDRESS input to the 7 to 96 line decoder. The state of the addressed switch is established by the signal to the DATA input. A low or logic zero input will open the switch, while a high logic level or a one will result in closure of the addressed switch when the STROBE input goes high from its normally low state. Any number or combination of connections may be active at one time. Each connection, however, must be made or broken individually in the manner previously described. All switches may be reset by taking the RESET input from a zero state to a one state and then returning it to its normal low state.

## Ordering Information

| PART NUMBER | TEMP. RANGE ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :---: | :---: | :---: | :---: |
| CD22M3493E | -40 to 85 | 40 Ld PDIP | E40.6 |
| CD22M3493Q | -40 to 85 | 44 Ld PLCC | N44.65 |

## Features

- 96 Analog Switches
- Low ron
- Guaranteed ron Matching
- Analog Signal Input Voltage Equal to the Supply Voltage
- Wide Operating Voltage . . . . . . . . . . . . . . . . . . . $4 V$ to 16 V
- Parallel Input Addressing
- High Latch Up Current 50mA (Min)
- Very Low Crosstalk
- Pin and Functionally Compatible with the Following Types: SGS M3493, SGS M093, SSI 78A093A, and Mitel MT8812


## Applications

- PBX Systems
- Instrumentation
- Analog and Digital Multiplexers
- Video Switching Networks


## Block Diagram



| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) (Referenced to VSS . . . . . . 0.0 .5 V to 17V |  |
| Supply Voltage Range |  |
| For $\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range |  |
| $\mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}} 4 \mathrm{~V}$ to 16 V |  |
| DC Input Diode Current, $\mathrm{I}_{\mathrm{I}}$ |  |
| For $\mathrm{V}_{1}<\mathrm{V}_{\text {SS }}-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, IOK |  |
| For $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\text {SS }}-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Transmission Gate Current . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~mA}$ |  |
| Power Dissipation Per Package (Po) |  |
| For $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (PDIP) | . 500 mW |
| For $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (PLCC) | .600mW |

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ Plastic DIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . 55
PLCC Package
Maximum Junction Temperature Plastic . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$ Maximum Storage Temperature Range (TSTG) . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(PLCC - Lead Tips Only)

## Operating Conditions

Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )

| Package Type E and Q. | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| DC Input or Output Voltage | $\mathrm{Min}=\mathrm{V}_{\text {SS }}, \mathrm{Max}=\mathrm{V}_{\text {DD }}$ |
| Digital Input Volta | $\mathrm{Min}=\mathrm{V}_{\text {SS }}, \mathrm{Max}=\mathrm{V}_{\mathrm{D}}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | IDD | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, Logic Inputs $=\mathrm{V}_{\mathrm{DD}}$ | - | - | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V}$, Logic Inputs $=\mathrm{V}_{\mathrm{DD}}$ | - | - | 5 | mA |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 | - | - | V |
| Low-Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | - | - | 0.8 | V |
| Input Leakage Current, Digital | In | Reset = Low (Note 2) | - | - | $\begin{gathered} \pm 10 \\ (\text { Note 3) } \end{gathered}$ | $\mu \mathrm{A}$ |

Electrical Specifications $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC CROSSPOINTS |  |  |  |  |  |  |  |
| ON Resistance | ${ }^{\text {ron }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{I N}=\mathrm{V}_{\mathrm{DD}} / 2 \\ & \mathrm{VX}-\mathrm{VY}=0.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | 40 | 70 | $\Omega$ |
|  |  |  | $V_{D D}=14 \mathrm{~V}$ | - | 22 | 45 | $\Omega$ |
| ON Resistance | ron | $\begin{aligned} & T_{A}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{I N}=\mathrm{V}_{\mathrm{DD}} / 2 \\ & \mathrm{VX}-\mathrm{VY}=0.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 80 | $\Omega$ |
|  |  |  | $V_{D D}=14 \mathrm{~V}$ | - | - | 55 | $\Omega$ |
| Difference in ON Resistance Between Any Two Switches | $\Delta^{\text {ON }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / 2 \\ & \mathrm{VX}-\mathrm{VY}=0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V} \end{aligned}$ |  | - | 4 | 10 | $\Omega$ |
| Difference in ON Resistance Between Any Two Switches | ${ }^{\text {r }} \mathrm{ON}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}, \mathrm{~V}_{I \mathrm{~N}}=\mathrm{V}_{\mathrm{DD}} / 2 \\ & \mathrm{VX}-\mathrm{VY}=0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V} \end{aligned}$ |  | - | - | 10 | $\Omega$ |
| OFF-State Leakage Current | $l_{\text {L }}$ | $\|\mathrm{VX}-\mathrm{VY}\|=14 \mathrm{~V}$ |  | - | - | $\begin{gathered} \pm 10 \\ (\text { Note 3) } \end{gathered}$ | $\mu \mathrm{A}$ |

Electrical Specifications $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CROSSPOINTS |  |  |  |  |  |
| Switch I/O Capacitance | $\mathrm{V}_{\mathrm{IN}}=7 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 20 | - | pF |
| Switch Feedthrough Capacitance | $\mathrm{V}_{\mathrm{IN}}=7 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 0.2 | - | pF |
| Propagation Delay Time (Switch ON) Signal Input to Output, tpHL or tpLH |  | - | 30 | 100 | ns |

Electrical Specifications $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Unless Otherwise Specified (Continued)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Response Channel ON $f=20 \log (V X / V Y)=-3 d B$ |  | $\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{~V}_{\text {IN }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | - | 50 | - | MHz |
| Total Harmonic, THD |  | $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{f}=1 \mathrm{kHz}$ | - | 0.01 | - | \% |
| Feedthrough Channel OFF <br> Feedthrough $=20 \log (V X / V Y)=F_{D T}$ |  | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, \mathrm{f}} \mathrm{f}=1 \mathrm{kHz}$ | - | -95 | - | dB |
| Frequency for Signal Crosstalk, fCT Attenuation of: | 40dB | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P }}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ | - | 10 | - | MHz |
|  | 110dB | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P, }}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 10 \mathrm{pF}$ | - | 5 | - | kHz |
| Control Crosstalk DATA-Input, ADDRESS, or STROBE to Output |  | Control Input $=3 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ <br> Square Wave, $t_{R}=t_{F}=10 \mathrm{~ns}$ <br> $R_{\text {IN }}=1 K, R_{\text {OUT }}=10 \mathrm{k} \Omega \\| 10 \mathrm{pF}$ | - | 75 | - | $m V_{\text {PEAK }}$ |

Electrical Specifications $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \| 50 \mathrm{pF}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CONTROLS |  |  |  |  |  |  |
| Digital Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 5 | - | pF |
| Propagation Delay Time STROBE to Output <br> Switch Turn-ON | tPSN |  | - | 30 | 100 | ns |
| Switch Turn-OFF | tPSF |  | - | 40 | 100 | ns |
| DATA-IN to Output <br> Turn-ON to High Level | $t_{\text {PZH }}$ |  | - | 30 | 100 | ns |
| Turn-ON to Low Level | ${ }^{\text {tPZL }}$ |  | - | 30 | 100 | ns |
| ADDRESS to Output <br> Turn-ON to High Level | $t_{\text {PAN }}$ |  | - | 30 | 100 | ns |
| Turn-OFF to Low Level | tPAF |  | - | 25 | 100 | ns |
| Setup Time <br> DATA-IN to STROBE | ${ }^{\text {D }}$ S |  | 20 | - | - | ns |
| ADDRESS to STROBE | $t_{\text {AS }}$ |  | 20 | - | - | ns |
| Hold Time STROBE to DATA-IN | $t_{\text {DH }}$ |  | 20 | - | - | ns |
| STROBE to ADDRESS | $\mathrm{t}_{\mathrm{AH}}$ |  | 10 | - | - | ns |
| Pulse Width STROBE | tSPW |  | 30 | - | - | ns |
| RESET | $t_{\text {RPW }}$ |  | 50 | - | - | ns |
| RESET Turn-OFF to Output Delay | tPHZ |  | - | 100 | 200 | ns |

NOTES:
2. Reset $\mathrm{I}_{\mathrm{IH}}<2 \mathrm{~mA}$, Reset $=\mathrm{V}_{\mathrm{DD}}=16 \mathrm{~V}$.
3. At $25^{\circ} \mathrm{C}$ Limit is $\pm 100 \mathrm{nA}$.

## Timing Diagram



TRUTH TABLE X AXIS

| X ADDRESS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| AX3 | AX2 | AX1 | AX0 | NOTE | X SWITCH |
| 0 | 0 | 0 | 0 |  | X0 |
| 0 | 0 | 0 | 1 |  | X1 |
| 0 | 0 | 1 | 0 |  | X2 |
| 0 | 0 | 1 | 1 |  | X3 |
| 0 | 1 | 0 | 0 |  | X4 |
| 0 | 1 | 0 | 1 |  | X5 |
| 0 | 1 | 1 | 0 | 4 | No Connect |
| 0 | 1 | 1 | 1 | 4 | No Connect |
| 1 | 0 | 0 | 0 |  | X6 |
| 1 | 0 | 0 | 1 |  | X7 |
| 1 | 0 | 1 | 0 |  | X8 |
| 1 | 0 | 1 | 1 |  | X9 |
| 1 | 1 | 0 | 0 |  | X10 |
| 1 | 1 | 0 | 1 |  | X11 |
| 1 | 1 | 1 | 0 | 4 | No Connect |
| 1 | 1 | 1 | 1 | 4 | No Connect |

NOTE: 4. When $X$ switch addresses are in these states, no change in status will occur in switches between any $X$ and $Y$ points.
To make a connection (close switch) between any two points, specify an " $X$ " address, a " $Y$ " address, set "DATA" high, and switch "Strobe" from low to high. To break a connection, follow this same procedure with "DATA" low.:

## Example:

To connect switch X 3 to switch Y 4 :
To connect switch X6 to switch Y7: To break connection from X3 to Y4:

| DATA | X ADDRESS |  |  |  | Y ADDRESS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AX3 | AX2 | AX1 | AX0 | AY2 | AY1 | AY0 |
|  | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

## Pin Descriptions

| SYMBOL | 40 LEAD PDIP PIN NO. | 44 LEAD PLCC PIN NO. | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |
| $V_{\text {DD }}$ | 40 | 44 | Positive Supply. |
| $\mathrm{V}_{\text {SS }}$ | 20 | 22 | Negative Supply. |
| ADDRESS |  |  |  |
| AX0-AX3 | 5, 22, 23 and 4 | 5, 24, 25 and 4 | X Address Lines. These pins select one of the 12 rows of switches. See the Truth Table for the valid addresses. |
| AY0 - AY2 | 24, 25 and 2 | 26, 27 and 2 | Y Address Lines. These pins select one of the 8 columns of switches. See the Truth Table for the valid addresses. |
| CONTROL |  |  |  |
| DATA | 38 | 42 | DATA Input determines the state of the addressed switch. A high or one will close the switch. A low or zero will open the switch. |
| StRobe | 18 | 20 | STROBE Input enables the action defined by the DATA and ADDRESS Inputs. A low or zero results in no action. The ADDRESS Input must be stable before the STROBE Input goes to the active high level. The DATA Input must be stable on the failing edge of the STROBE. |
| RESET | 3 | 3 | MASTER RESET. A high or one on this line opens all switches. |
| INPUTS/OUTPUTS |  |  |  |
| $\begin{gathered} \mathrm{X0}-\mathrm{X5} \\ 1 / \mathrm{O} \\ \mathrm{X} 6-\mathrm{X} 11 \end{gathered}$ | 33-288-13 | 37-32 9-14 | Analog or Digital Inputs/Outputs. These pins are the rows X0-X11. |
| $\begin{gathered} \mathrm{YO}-\mathrm{Y} 7 \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | $\begin{gathered} 35,37,39,1,21, \\ 19,17 \text { and } 15 \end{gathered}$ | $\begin{gathered} 40,41,43,1,23, \\ 21,19 \text { and } 18 \end{gathered}$ | Analog or Digital Inputs/Outputs. These pins are the columns Y0-Y7. |

## Pinouts



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724 .2111
FAX: (32) 2.724 .22 .05

## ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

