DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T10 is a high speed Quad D flip-flop with a controlled impedance output for use in bus-organized systems. The high current sink capability permits up to 20 standard loads to be interconnected on a single bus. The outputs present a high impedance to the bus when disabled (Control Input "1") and active drive when enabled (Control Inputs "0").

All four D-type flip-flops operate from a common clock with data being transferred on the low-to-high transition of the pulse.

A common clear input resets all flip-flops upon application of a logic "1" level.


Data will be stored if either one or both inputs to the Input Disable NOR gate is a logic "1".

TRUTH TABLE

D _n	INDIS	OUTDIS	0 _{n+1}			
О	o	0	0			
1	0	0	1			
×	1	0	o _n			
×	×	1	High Z			
×	×	1	High			

0_n refers to the output state before a clock pulse.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS								
	MIN.	TYP.	MAX.	UNITS	D _n	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	ОИТРИТ	NOTES
"1" Output Voltage	2.4	3.0		>	2.0V	0.8V	0.8V	0.8V	0.8∨	0.8V	Pulse	-5.2mA	6
"0" Output Voltage			0.4	v	0.8V	0.8V	0.8∨	0.8∨	0.8∨	0.8V	Pulse	32mA	7
Output Leakage Current	-40		+40	μΑ		0.8	0.8V	+2.0V	+2.0V	0.8V	Pulse	+0.4V/	
(High Impedance State)								:				+2.4V	
"1" Input Current											-		
D _n Inputs			40	μА	4.5V	0.4∨	0.4V	0.4∨	0.4V	0.4∨			
All Other Inputs			50	μА		4.5V	4.5V	4.5V	4.5V	4.5V	4.5V		
"0" Input Current								·					
D _n Inputs	100		-3.2	mA	0.4∨								
All Other Inputs	100		-2.0	mA		0.4V	0.4V	0.4∨	0.4V	0.4V	0.4∨		
Input Latch Voltage	+5.5V				10mA	10mA	10mA	10mA	10mA	10mA	10mA		

^{0&}lt;sub>n</sub> + 1 refers to the output state after a clock pulse.


 $T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

		LIMITS				TEST CONDITIONS								
CHARACTERISTICS		MIN.	ТҮР.	MAX.	UNITS	Dn	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	ООТРОТ	NOTES
	Propagation Delay			-										ļ
	Clock to Output	1				J]]			ļ			
	C _{1.} = 30pf		18	25	ns					1	1	1	1	1
	C _L = 300pf		24	35	ns			1						
	Disable to Output					ľ	ľ	ì		{	{			{
	High Z to Logic 0		20	30			ļ		i		1			10
	State (CL = 300pf)	i	20	30	ns	l	Ì	ł		1	ļ	ļ		10
	Logic 0 State to		20	30	ns			ļ				5.		11
	High Z ($C_L = 300pf$)	ļ	20	30	115	1	j]		ļ				''
	Clear to Output	1						,		İ	1			[
	C _L = 30pf		15	22	ns			1						
	C _L = 300pf	ĺ	21	30	ns	Í	ľ	ĺ	ľ	ł	l	ì		1
	Set Up Time						i	}		1		ļ		
	Data	+5	-1	1	ns	ŀ	ł	}	ļ	}	}	Į		}
	Input Disable	1	-6	0	ns			l						
	Hold Time	ļ]			l	ļ				ļ			
	Data	Ì	-1	+5	ns					[ĺ	ĺ		ĺ
	Reset Pulse Width	15			ns					}				
	Clock Frequency	35	50		MHz	ľ		1		ł	}	ł		
	Clock Pulse Width					l .		1		ļ				
	Positive	1	8	12	ns	j		Į	l	}	ļ	J		l
	Negative	1	8	12	ns							1		
	Power Supply Current			118	mA	0.4V	0.4V	0.4V	4.5V	0.4	l .	4.5V		8
	Output Short Circuit Current	-40		-120	mA	4.5V	0.4V	0.4V	0.4V	0.4V	0.4V	1	0.0∨	1


NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to $V_{\mbox{\footnotesize{CC}}}$
- 8. $V_{CC} = 5.25V$.
- Manufacturer reserves the right to make design and process changes and improvements.
- 10. Measured to 1.5V level of output waveform.
- 11. Measured to 10% level of output waveform.
- 12. Refer to AC Test Circuits.


AC TEST CIRCUITS AND WAVEFORMS



AC TEST CIRCUITS AND WAVEFORMS (Cont'd) PROPAGATION DELAY (CLEAR TO OUTPUT) OUTPUT CLEAR 10% LOAD CIRCUIT 1 OUTPUTS 00,01,02,03 LOAD CIRCUITS 2,3 & 4 PROPAGATION DELAY (DATA HOLD TIME) INPUT Q DISABLE OUTPUT LOAD CIRCUIT 1 CLEAR SAME AS LOAD CIRCUIT 1 PROPAGATION DELAY (CLOCK FREQUENCY)



PROPAGATION DELAY (DISABLE TO OUTPUT)



TYPICAL APPLICATIONS

