The 8829 is a high speed, direct-coupled J-K Binary which responds to the negative transition (falling edge) of the clock pulse. For logic flexibility, three J and three Kinputs and asynchronous SET and $\overline{\text { RESET }}$ control lines are provided.

To prevent system errors, the 8829 features clock skew tolerances approximately equal to the clock pulse width. This feature is the result of "lock-out" of the logic inputs on the positive transition of the
clock signal while the outputs are not activated until the negative transition of the clock signal.

The characterization of each logic element in the 8000 series includes loading rules for driving the 8829. A convenient summary of these DC loading rules is provided in Table 1-4, Section 1.

Detailed usage rules and application information may be found in Section 4.

## BASIC CIRCUIT SCHEMATIC




JPACKAGE


ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 14)

|  |  | TEST LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{gathered} \text { ACCPTANCE } \\ \text { TEST } \\ \text { SUB-GROUP } \end{gathered}\right.$ | CHARACTERISTIC | MIN. | TYP. | MAX. | UNITS | $\begin{gathered} \hline \text { TEMP. } \\ \text { S8829 } \end{gathered}$ | $\begin{array}{\|l} \hline \text { TEMP. } \\ \text { N8829 } \end{array}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\overline{\text { SET }}$ | RESET | DRIVEN INPUT | $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~J}_{3}$ | $\mathrm{K}_{1}, \mathrm{~K}_{2}, \mathrm{~K}_{3}$ | CLOCK | OUTPUT | NOTES |
| A-5 | "1" output voltage | 2.6 |  |  | v | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V | 0.8V | 2.0 V |  |  |  | OV | $-500 \mu \mathrm{~A}$ | 7 |
| A-3 | (Q) | 2.8 |  |  | V | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 0.8V | 2.0 V |  |  |  | OV | $-500 \mu \mathrm{~A}$ | 7 |
| A-4 |  | 2.6 |  |  | v | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 0.8V | 2.0 V |  |  |  | OV | $-500 \mu \mathrm{~A}$ | 7 |
| A-5 | "1" out put voltage | 2.6 |  |  | v | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.8 V |  |  |  | OV | $-500 \mu \mathrm{~A}$ | 7 |
| A-3 | (Q) | 2.8 |  |  | v | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 2.0 V | 0.8 V |  |  |  | ov | $-500 \mu \mathrm{~A}$ | 7 |
| A-4 |  | 2.6 |  |  | v | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.8 V |  |  |  | OV | $-500 \mu \mathrm{~A}$ | 7 |
| A-5 | "0" output voltage |  |  | 0.4 | V | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.8 V |  |  |  | ov | 16 mA | 8 |
| A-3 | (Q) |  |  | 0.4 | v | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 2.0 V | 0.8 V |  |  |  | OV | 16 mA | 8 |
| A-4 |  |  |  | 0.4 | V | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.8 V |  |  |  | OV | 16 mA | 8 |
| A-5 | "0" OUTPUT VOltage |  |  | 0.4 | V | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V | 0.8V | 2.0 V |  |  |  | OV | 16 mA | 8 |
| A-3 | ( $\overline{\text { Q }}$ ) |  |  | 0.4 | v | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 0.8V | 2.0 V |  |  |  | ov | 16 mA | 8 |
| A-4 |  |  |  | 0.4 | v | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 0.8V | 2.0 V |  |  |  | OV | 16 mA | 8 |
| C-1 | "0" InPut Current |  |  | -1.6 | mA | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  |  |  | 11 |
| A-3 | $\mathrm{J}_{1}, \mathrm{~J}_{2}^{\prime}, \mathrm{J}_{3}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \mathrm{~K}_{3}, \mathrm{CLOCK}$ | -0.1 |  | -1.6 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  |  |  | 11 |
| C-1 |  |  |  | -1.6 | mA | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  |  |  | 11 |
| C-1 | " 0 " INPUT CURRENT |  |  | -4.8 | mA | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  | Ov |  |  |
| A-3 | $\bar{S}_{\text {D }}, \overline{\mathrm{R}}_{\mathrm{D}}$ | -0.1 |  | -4.8 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  | OV |  |  |
| C-1 |  |  |  | -4.8 | mA | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  | OV |  |  |
| A-4 | " 1 " INPUT CURRENT $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~J}_{3}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \mathrm{~K}_{3}$, CLOCK |  |  | 40 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.00 V |  |  | 4.5 V |  |  |  |  |  |
| A-4 | " 1 " InPUT CURRENT $\bar{S}_{\mathrm{D}}, \overline{\mathrm{R}}_{\mathrm{D}}$ |  |  | 80 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.00 V |  |  | 4.5 V |  |  | OV |  |  |
| A-6 | TURN-ON DELAY |  |  | 50 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  |  | D.C. F.O. $=20$ | 15 |
| A-6 | TURN-OFF DELAY |  |  | 50 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  |  | D.C. F.O. $=20$ | 15 |
| A-6 | TOGGLE RATE | 15 |  |  | mHz | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  |  |  | 15 |
| C-2 | OUTPUT FALL TIME |  |  | 50 | ns | $-55 \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V |  |  |  |  |  |  | A.C. F.O. $=6$ | 10,15 |
|  | INPUT SET-UP TIME |  | 10 |  | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  |  |  | 13,15 |
|  | INPUT TIME, $\mathrm{T}_{\mathrm{x}}$ |  | 10 |  | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  |  |  | 13,15 |
| C-2 | input Capacitance $J_{1}, J_{2}, J_{3}, \kappa_{1}, K_{2}, K_{3}, \text { CLOCK }$ |  |  | 3.0 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  | 2.0 V |  |  |  |  | 6 |
| C-2 | INPUT CAPACITANCE $\overline{\mathrm{S}}_{\mathrm{D}}, \overline{\mathrm{R}}_{\mathrm{D}}$ |  |  | 6.0 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  | 2.0 V |  |  |  |  | 6 |
| A-2 | POWER CONSUMPTION |  | 75 | 132 | mw | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V |  |  |  |  |  | ov |  |  |
| C-1 | INPUT LATCH VOLTAGE ALL INPUTS | 5. 5 |  |  | v | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  | 10 mA |  |  |  |  |  |
| A-2 | OUTPUT SHORT CIRCUIT CURRENT $\quad \bar{Q}$ | -20 -20 |  | -70 -70 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 5.00 \mathrm{~V} \\ & 5.00 \mathrm{~V} \end{aligned}$ | OV | OV |  |  |  | $\begin{aligned} & \text { ov } \\ & \text { ov } \end{aligned}$ | $\begin{aligned} & \mathrm{OV} \\ & \mathrm{OV} \end{aligned}$ |  |

NOTES:

1. All voltage and capacitance measurements are referenced to the ground terminal Terminals not specifically referenced are left electrically open
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
5. Capacitance as measured on Boonton Electronic Corporation Model 75A-58 Capacitance Bridge or equivalent. $f=1 \mathbf{M H z}, V_{a c}=25 \mathrm{mV} \mathrm{rms}^{\text {. All pins not specifically referenced }}$ are thed to guard for capacitance tests. Output pins are left open.
6. Output current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{cc}}$
8. One DC fan-out is defined as 0.8 mA
9. One AC fan-out is defined as 50pf.
10. Input current measurements at $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~J}_{3}$ require that Clock $=0 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{D}}$ be momentarily grounded. Input current measurements at $\mathrm{K}_{1}, \mathrm{~K}_{2}, \mathrm{~K}_{3}$ require that Clock $=0 \mathrm{~V}$ and $\mathrm{SD}_{\mathrm{D}}$ be momentarily grounded
11. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
12. Since logic "lock-out" occurs on the positive going transition of the clock pulse, the logic level present prior to that edge of the clock need only remain present for an additional 10ns (typ.). The logic inputs need not be stabilized again until 10 ns (typ.) prior to the next positive transition of the clock. The clock skew tolerance is therefor typically the clock pulse width minus 10 ns .
13. Manufacturer reserves the right to make design and process changes and improvements
14. Detailed test conditions for AC testing are in Section 3.
