



8755 16,384 BIT EPROM WITH I/O

*Directly Compatible With 8085 CPU

- 2048 Words x 8 Bits
- Single +5V Power Supply (V_{CC})
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch

- 2 General Purpose 8 bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40 Pin DIP


The 8755 is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the MCS-85™ microcomputer system. The PROM portion is organized as 2048 x 8. It has maximum access time of 400 ns to permit use with no wait states in 8085 CPU.

The I/O portion consists of two general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

PIN CONFIGURATION

PROG AND CE ⊐ Vcc ן PB₇ 38 7 PB CLK [RESET [37 PBs □ PB₄ **№** □ READY [∏PB₃ 10/M [34 ∏PB₂ IOR [8 33 PB, RD [9 32 PB0 31]PA, iow [10 8755 30 PA6 ALE [11 AD₀ [12 29 PA₅ AD₁ [13 28] PA4 AD₂ [14 27 DPA3 AD₃ [15 26] PA2 AD₄ [16 25 PA1 AD₅ [17 24] PA₀ AD₆ [18 23 A 10 AD, [19 22 A9

BLOCK DIAGRAM



Symbol	TIONAL PIN DESCRIPTION Function				
ALE	When Address Latch Enable is high, AD_{0-7} , IO/\overline{M} , A_{8-10} , CE , and \overline{CE} enter the address latches. The signals (AD, IO/M , A_{8-10} , CE) are latched in at the trailing edge of ALE.	PB ₀₋₇	Read operation is selected by either IOR low and active Chip Enables and AD ₀ low, or IO/M high, RD low, active Chip Enables, and AD ₀ low. This general purpose I/O port is		
AD ₀₋₇	Bi-directional Address/Data bus. The lower 8-bits of the PROM or I/O address are applied to the bus lines	RESET	identical to Port A except that it is selected by a 1 latched from AD ₀ . In normal operation, an input high on		
	when ALE is high. During an I/O cycle, Port A or B are selected based on the latched value of AD ₀ . If RD or IOR is low when the latched Chip Enables are active, the	ĪŌR	RESET causes all pins in Ports A and B to assume input mode (clear DDR register). When the Chip Enables are active, a		
	output buffers present data on the bus.		low on IOR will output the selected I/O port onto the AD bus IOR low performs the same function as the		
A ₈₋₁₀	These are the high order bits of the PROM address. They do not affect I/O operations.		combination of IO/M high and RD low. When IOR is not used in a system, IOR should be tied to V _{CC}		
CE/PROG	CHIP ENABLE INPUTS: CE is active low and CE is active high. Both chip		("1").		
CE	enables must be active to permit	V _{CC}	+5 volt supply. Ground Reference.		
	accessing the PROM. CE is also used as a programming pin (see section on programming).	v_{SS} v_{DD}	V _{DD} is a programming voltage, and it is normally grounded.		
IO/M	If the latched IO/M is high when RD is low, the output data comes from an I/O port. If it is low the output data comes from the PROM.		For programming, a high voltage is supplied with V _{DD} , = 25V, typical.		
RD	If the latched Chip Enables are active when RD goes low, the AD ₀₋₇ output buffers are enabled and output either				
	the selected PROM location or I/O port. When both RD and IOR are high.	FUNCTIONAL DESCRIPTION			
	the AD ₀₋₇ output buffers are tri-	PROM Section			
ĪŌW	stated. If the latched Chip Enables are active, a low on IOW causes the output port pointed to by the latched value of AD ₀	interface direct puters without	ains an 8-bit address latch which allows it to ctly to MCS-48 and MCS-85 Microcom-tadditional hardware.		
	to be written with the data on AD_{0-7} . The state of IO/\overline{M} is ignored.	The PROM section of the chip is addressed by the 11-bit address and CE. The address, CE and CE are latched into the address latches on the falling edge of ALE. If the			
CLK	The CLK is used to force the READY into its high impedance state after it has been forced low by CE low, CE high, and ALE high.	the address latches on the falling edge of ALE. It latched Chip Enables are active and IO/\overline{M} is low when goes low, the contents of the PROM location addressed the latched address are put out on the AD ₀₋₇ lines.			
READY	READY is a 3-state output controlled	I/O Section			

by CE, CE, ALE and CLK. READY is

forced low when the Chip Enables are

active during the time ALE is high,

and remains low until the rising edge

These are general purpose I/O pins.

Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and IOW is low and a 0 was previously latched

of the next CLK (see Figure 2.).

from AD₀.

PA₀₋₇


The I/O section of the chip is addressed by the latched value of AD₀₋₁. Two 8-bit Data Direction Registers determine the input/output status of each pin in the corresponding port. A 0 specifies an input mode, and a 1 specifies an output mode. The table summarizes port and DDR designation. Contents of the DDR's cannot be read.

AD ₁	AD ₀	Selection
0	0	Port A
0	1	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)

When $\overline{\text{IOW}}$ goes low and the Chip Enables are active, the data on the AD is written into I/O port selected by the latched value of AD₀₋₁. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of $\overline{\text{IO/M}}$. The actual output level does not change until $\overline{\text{IOW}}$ returns high. (glitch free output).

A port can be read out when the latched Chip Enables are active and either \overline{RD} goes low with IO/\overline{M} high, or \overline{IOR} goes low. Both input and output mode bits of a selected port will appear on lines AD_{0-7} .

To clarify the function of the I/O Ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.



WRITE PA = $(\overline{IDW}$ -0) • (CHIP ENABLES ACTIVE) • (PORT A ADDRESS SELECTED) WRITE DOR A = $(\overline{IDW}$ -0) • (CHIP ENABLES ACTIVE) • (DOR A ADDRESS SELECTED) READ PA = $(\overline{IUOM}$ -1) • (RD-0) • $(\overline{IDR}$ -0) • (CHIP ENABLES ACTIVE) • (PORT A ADDRESS SELECTED)

Note that hardware RESET or writing a zero to the DDR latch will cause the output latch's output buffer to be disabled, preventing the data in the Output Latch from being passed through to the pin. This is equivalent to putting the port in the input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has been disabled. This enables a port to be

initialized with a value prior to enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.

ERASURE CHARACTERISTICS

The erasure characteristics of the 8755 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level flourescent lighting could erase the typical 8755 in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8755 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755 window to prevent unintentional erasure.


The recommended erasure procedure (see page 3-55) for the 8755 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000µW/cm² power rating. The 8755 should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.


PROGRAMMING

Initially, and after each erasure, all bits of the EPROM portions of the 8755 are in the "1" state. Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 8755 is programmed on the Intel® Universal PROM Programmer (UPP). The UPP and its related personality cards for the 8755 are described beginning on page 13-45 of the 1977 Intel Data Catalog.

SYSTEM APPLICATIONS





*USE CE FOR FIRST 8755 IN SYSTEM, AND CE FOR OTHERS. BY CONNECTING CE OF EACH 8755 CHIP TO EACH OF A₁₁ THROUGH A₁₅, THE MINIMUM SYSTEM CAN USE 5-8755's (10K BYTES) WITHOUT REQUIRING CE DECODER.

FIGURE 1. 8755 IN 8085 SYSTEM (STANDARD I/O).

FIGURE 2. 8755 IN 8085 SYSTEM (MEMORY-MAPPED I/O).

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias -10° C to +70° C Storage Temperature -65° C to +150° C
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1.5W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	٧	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage		0.45	٧	I _{OL} = 2mA
Voн	Output High Voltage	2.4		٧.	I _{OH} = -400μA
lι∟	Input Leakage		10	μΑ	V _{IN} = V _{CC} to 0V
lro	Output Leakage Current		±10	μΑ	0.45V ≤V _{OUT} ≤V _{CC}
lcc	V _{CC} Supply Current		180	mA	

A.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{CYC}	Clock Cycle Time	320		ns	
T ₁	CLK Pulse Width	80		ns	C _{LOAD} = 150 pF
T ₂	CLK Pulse Width	120		ns	(See Figure 3)
t _f ,t _r	CLK Rise and Fall Time		30	ns]
t _{AL}	Address to Latch Set Up Time	50		ns	
t _{LA}	Address Hold Time after Latch	80		ns	
t _{LC}	Latch to READ/WRITE Control	100		ns	150 pF Load
t _{RD}	Valid Data Out Delay from READ Control		150	ns	
t _{AD}	Address Stable to Data Out Valid		400	ns	
t _{LL}	Latch Enable Width	100		ns	
^t RDF	Data Bus Float after READ	0	100	ns	
t _{CL}	READ/WRITE Control to Latch Enable	20		ns	
t _{CC}	READ/WRITE Control Width	250		ns	
t _{DW}	Data In to WRITE Set Up Time	150		ns]
t _{WD}	Data In Hold Time After WRITE	0		ns	
t _{WP}	WRITE to Port Output		400	ns]
tpR	Port Input Set Up Time	50		ns	
t _{RP}	Port Input Hold Time	50		ns	
t _{RYH}	READY HOLD TIME	0	120	ns]
^t ARY	ADDRESS (CE) to READY		160	ns	
t _{RV}	Recovery Time between Controls	300		ns]
tRDE	Data Out Delay from READ Control	10		ns	






FIGURE 3. CLOCK SPECIFICATION FOR 8755





FIGURE 4. PROM READ, I/O READ, AND WRITE TIMING.

Please note that <u>CE1</u> must remain low for the entire cycle. This is due to the fact that the programming enable function common to this pin will disrupt internal data bus levels if <u>CE1</u> is taken high during the read.



*DATA BUS TIMING IS SHOWN IN FIGURE 4.

OUTPUT

DATA

FIGURE 5. I/O PORT TIMING.




FIGURE 6. WAIT STATE TIMING (READY = 0).