



8308

8192 BIT STATIC MOS READ ONLY MEMORY


- **Fast Access Time: 450 ns**
- **Standard Power Supplies: +12V, ±5V**
- **TTL Compatible: All Inputs and Outputs**
- **Programmable Chip Select Input for Easy Memory Expansion**
- **Three-State Output: OR-Tie Capability**
- **Fully Decoded: On Chip Address Decode**
- **Inputs Protected: All Inputs Have Protection Against Static Charge**
- **Pin Compatible to 8708 PROM**

The Intel® 8308 is a 8192 bit static MOS read only memory organized as 1024 words by 8-bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.


The inputs and outputs are TTL compatible. The chip select input ($\overline{CS2}/\overline{CS2}$) is programmable. An active high or low level chip select input can be defined by the designer and the desired chip select logic level is fixed at Intel during the masking process. The programmable chip select input, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion. The pin compatible UV erasable 8708 PROM is available for initial system prototyping.

The 8308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₉	ADDRESS INPUTS
O ₁ -O ₈	DATA OUTPUTS
CS ₁	CHIP SELECT INPUT
CS ₂ /CS ₂ (1)	PROGRAMMABLE CHIP SELECT INPUT

NOTE 1. The CS₂/CS₂ LOGIC LEVELS MUST BE SPECIFIED BY THE USER AS EITHER A LOGIC 1 (V_{HH}) OR LOGIC 0 (V_{LL}). A LOGIC 0 SHOULD BE SPECIFIED IN ORDER TO BE COMPATIBLE WITH THE 8708.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -25°C to $+85^{\circ}\text{C}$
 Storage Temperature -65°C to $+150^{\circ}\text{C}$
 Voltage On Any Pin With Respect
 To V_{BB} -0.3V to 20V
 Power Dissipation 1.0Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PROGRAMMING

The programming specifications are described in the *PROM/ROM Programming Instructions* on page 6-74.


D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{\text{CC}} = 5\text{V} \pm 5\%$, $V_{\text{DD}} = 12\text{V} \pm 5\%$, $V_{\text{BB}} = -5\text{V} \pm 5\%$, $V_{\text{SS}} = 0\text{V}$ Unless Otherwise Specified.


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
I_{LI}	Input Load Current (All Input Pins Except CS_1)			± 10	μA	$V_{\text{IN}} = 0$ to 5.25V
I_{LCL}	Input Load Current on CS_1			-1.6	mA	$V_{\text{IN}} = 0.45\text{V}$
I_{LPC}	Input Peak Load Current on CS_1			-4	mA	$V_{\text{IN}} = 0.8\text{V}$ to 3.3V
I_{LKC}	Input Leakage Current on CS_1			10	μA	$V_{\text{IN}} = 3.3\text{V}$ to 5.25V
I_{LO}	Output Leakage Current			10	μA	Chip Deselected
V_{IL}	Input "Low" Voltage	$V_{\text{SS}} - 1$		0.8V	V	
V_{IH}	Input "High" Voltage	3.3		$V_{\text{CC}} + 1.0$	V	
V_{OL}	Output "Low" Voltage			0.45	V	$I_{\text{OL}} = 2\text{mA}$
V_{OH1}	Output "High" Voltage	2.4			V	$I_{\text{OH}} = -4\text{mA}$
V_{OH2}	Output "High" Voltage	3.7			V	$I_{\text{OH}} = -1\text{mA}$
I_{CC}	Power Supply Current V_{CC}		10	15	mA	
I_{DD}	Power Supply Current V_{DD}		32	60	mA	
I_{BB}	Power Supply Current V_{BB}		$10\mu\text{A}$	1	mA	
P_{D}	Power Dissipation		460	840	mW	

NOTE 1: Typical values for $T_A = 25^{\circ}\text{C}$ and nominal supply voltage

D.C. OUTPUT CHARACTERISTICS



D.C. OUTPUT CHARACTERISTICS



A.C. CHARACTERISTICS

T_A = 0°C to +70°C, V_{CC} = +5V ±5%; V_{DD} = +12V ±5%, V_{BB} = -5V ±5%, V_{SS} = 0V, Unless Otherwise Specified.

Symbol	Parameter	Limits[2]			Unit
		Min.	Typ.	Max.	
t _{ACC}	Address to Output Delay Time		200	450	ns
t _{CO1}	Chip Select 1 to Output Delay Time		85	160	ns
t _{CO2}	Chip Select 2 to Output Delay Time		125	220	ns
t _{DF}	Chip Deselect to Output Data Float Time		125	220	ns


NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at V_{OH} = 3.7V @ I_{OH} = -1mA, C_L = 100pF.




CONDITIONS OF TEST FOR
A.C. CHARACTERISTICS

Output Load 1 TTL Gate, and C_{LOAD} = 100pF
Input Pulse Levels65V to 3.3V
Input Pulse Rise and Fall Times 20 nsec
Timing Measurement Reference Level
. 2.4V V_{IH}, V_{OH}; 0.8V V_{IL}, V_{OL}

CAPACITANCE T_A = 25°C, f = 1 MHz, V_{BB} = -5V, V_{DD},
V_{CC} and all other pins tied to V_{SS}.

Symbol	Test	Limits	
		Typ.	Max.
C _{IN}	Input Capacitance		6pF
C _{OUT}	Output Capacitance		12pF



TYPICAL CHARACTERISTICS (Nominal supply voltages unless otherwise noted.) **I_{DD} VS. TEMPERATURE
(NORMALIZED)** **Δ OUTPUT CAPACITANCE
VS. Δ OUTPUT DELAY** **\overline{CS}_1 INPUT
CHARACTERISTICS** **T_{ACC} VS. TEMPERATURE
(NORMALIZED)**