

8308 8192 BIT STATIC MOS READ ONLY MEMORY

■ Fast Access Time: 450 ns

■ Standard Power Supplies: +12V, ±5V

■ TTL Compatible: All Inputs and Outputs

■ Programmable Chip Select Input for Easy Memory Expansion


- Three-State Output: OR-Tie Capability
- Fully Decoded: On Chip Address Decode
- Inputs Protected: All Inputs Have Protection Against Static Charge
- Pin Compatible to 8708 PROM

The Intel® 8308 is a 8192 bit static MOS read only memory organized as 1024 words by 8-bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.


The inputs and outputs are TTL compatible. The chip select input (CS2/CS2) is programmable. An active high or low level chip select input can be defined by the designer and the desired chip select logic level is fixed at Intel during the masking process. The programmable chip select input, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion. The pin compatible UV erasable 8708 PROM is available for initial system prototyping.

The 8308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

| A ₀ -A ₉ | ADDRESS INPUTS |
|--------------------------------|--------------------------------|
| 01-08 | DATA OUTPUTS |
| CS ₁ | CHIP SELECT INPUT |
| CS2/CS2[1] | PROGRAMMABLE CHIP SELECT INPUT |

NOTE 1. The CS2/CS2 LOGIC LEVELS MUST BE SPECIFIED BY THE USER AS EITHER A LOGIC 1 (V_{IH}) OR LOGIC 0 (V_{IL}). A LOGIC 0 SHOULD BE SPECIFIED IN ORDER TO BE COMPATIBLE WITH THE 8708.

ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias | 25°C to +85°C |
|---------------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage On Any Pin With Respect | |
| To V _{BB} | 0.3V to 20V |
| Power Dissination | 1 O Watt |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PROGRAMMING

The programming specifications are described in the PROM/ROM Programming Instructions on page 6-74.


D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ} C$ to +70°C, $V_{CC} = 5V \pm 5\%$; $V_{DD} = 12V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$ Unless Otherwise Specified.


| Symbol | . | Limits | | | | * . 0 . 11.1 |
|------------------|--|--------------------|---------|----------------------|------|---------------------------------|
| | Parameter | Min. | Typ.[1] | Max. | Unit | Test Conditions |
| lLi | Input Load Current (AII Input Pins Except $\overline{\text{CS}}_1$) | | | ±10 | μΑ | V _{IN} = 0 to 5.25V |
| I _{LCL} | Input Load Current on CS ₁ | | | -1.6 | mA | V _{IN} = 0.45V |
| I _{LPC} | Input Peak Load Current on $\overline{\text{CS}}_1$ | | | -4 | mA | V _{IN} = 0.8V to 3.3V |
| I _{LKC} | Input Leakage Current on CS ₁ | | | 10 | μΑ | V _{IN} = 3.3V to 5.25V |
| ILO | Output Leakage Current | | | 10 | μΑ | Chip Deselected |
| VIL | Input "Low" Voltage | V _{SS} -1 | | 0.8V | V | |
| V _{IH} | Input "High" Voltage | 3.3 | | V _{CC} +1.0 | V | |
| V _{OL} | Output "Low" Voltage | | | 0.45 | V | I _{OL} = 2mA |
| V _{OH1} | Output "High" Voltage | 2.4 | | | V | I _{OH} = -4mA |
| V _{OH2} | Output "High" Voltage | 3.7 | | | V | I _{OH} = -1mA |
| ^l cc | Power Supply Current V _{CC} | | 10 | 15 | mA | |
| IDD | Power Supply Current V _{DD} | | 32 | 60 | mA | |
| I _{BB} | Power Supply Current V _{BB} | | 10μΑ | 1 | mA | |
| P _D | Power Dissipation | | 460 | 840 | mW | |

NOTE 1: Typical values for TA = 25°C and nominal supply voltage

D.C. OUTPUT CHARACTERISTICS



D.C. OUTPUT CHARACTERISTICS



A.C. CHARACTERISTICS

 $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C, \ V_{CC} = +5V \pm 5\%; \ V_{DD} = +12V \pm 5\%, \ V_{BB} = -5V \pm 5\%, \ V_{SS} = 0V, \ Unless \ Otherwise \ Specified.$


| Symbol | D | Limits ^[2] | | | 01=:a |
|------------------|---|-----------------------|------|------|-------|
| | Parameter | Min. | Тур. | Max. | Unit |
| t _{ACC} | Address to Output Delay Time | | 200 | 450 | ns |
| t _{CO1} | Chip Select 1 to Output Delay Time | | 85 | 160 | ns |
| t _{CO2} | Chip Select 2 to Output Delay Time | | 125 | 220 | ns |
| t _{DF} | Chip Deselect to Output Data Float Time | | 125 | 220 | ns |

NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at $V_{OH} = 3.7V \otimes I_{OH} = -1 \text{mA}$, $C_L = 100 \text{pF}$.

CONDITIONS OF TEST FOR A.C. CHARACTERISTICS


CAPACITANCE $T_A = 25^{\circ}C$, f = 1 MHz, $V_{BB} = -5V$, V_{DD} , V_{CC} and all other pins tied to V_{SS} .

| Combal | T | Limits | | |
|-----------------|--------------------|--------|------|--|
| Symbol | Test | Тур. | Max. | |
| C _{IN} | Input Capacitance | | 6pF | |
| Cout | Output Capacitance | | 12pF | |




TYPICAL CHARACTERISTICS (Nominal supply voltages unless otherwise noted.)


I_{DD} VS. TEMPERATURE (NORMALIZED)



Δ OUTPUT CAPACITANCE VS. Δ OUTPUT DELAY



CS1 INPUT
CHARACTERISTICS



T_{ACC} VS. TEMPERATURE (NORMALIZED)

