

# PRESETTABLE LOW POWER DECADE/BINARY COUNTER

A,F,W PACKAGES

8292 8293

# DIGITAL 8000 SERIES TTL/MSI

## DESCRIPTION

The 8292 Decade Counter and 8293 Binary Counter are low power devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8292 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.


The 8293 Binary Counter may be connected as a divide-bytwo, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state, A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

#### LOGIC DIAGRAMS AND TRUTH TABLES



## **ELECTRICAL CHARACTERISTICS** (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V		AOUT	–100µA	6.8
"0" Output Voltage	]	ļ	0.4	v	0.8V	0.87	0.8V		AOUT	3.2mA	6,9
"0" Input Current		ŀ						Ì	001		1
Data Strobe	-0.1		-0.4	mA	0.40		5.25V	1			1
Data Inputs	-0.1		-0.4	mA		0.4V					
Reset	-0.1		-0.6	mA	5.25V		0.4V	ĺ	ì		
Clock 1	-0.1		-0.6	mA	5.25V			0.4V			
Clock 2 (8292)	-0.1		-1.2	mA	5.25V				0.4V		
Clock 2 (8293)	-0.1	1	-0.6	mA	5.25V	ļ			0.4V	ļ	
"1" Input Current											
Data Strobe			20	μА	4.5V		0.0∨			1	
Data Inputs			20	μA		4.5V	121				
Reset			40	μА	0.0V	ĺ	4.5V			Í	
Clock 1			40	μА	0.0V	ĺ		4.5V	İ		
Clock 2 (8292)			80	μΑ	0.0∨				4.5V		1
Clock 2 (8293)		ĺ	40	μΑ	0.00	ļ			4.5V	l	1
Output Short Circuit Current	-5		-45	mA	0.0∨					0.0∨	7, 1
Input Voltage Rating											
Data Strobe					10mA						
Clock 1 and 2	5.5			V	[			10mA	10mA	1	
Data Inputs	5.5			V	1	10mA					
Reset	5.5			V			10mA				

 $T_A = 25^{\circ} C$  and  $V_{CC} = 5.0 V$ 


CHARACTERISTICS	LIMITS				TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
Power/Current Consumption		52.5/	69/	mW/			0.0∨	0.0∨	0.0V		13
		10	13.1	mA							
Clock Mode ton Delay			1								
(All Bits)		37	55	ns							10
Clock Mode t <sub>off</sub> Delay									ļ	1	
(All Bits)		32	55	ns						İ	10
Strobed Data t <sub>on</sub> Delay			1							1	
(All Bits)		80	100	ns							10
Strobed Data toff Delay		1			İ						
(All Bits)		80	100	ns					)	]	10
Clock Mode Switching Test			75	ns							12
Strobe Pulse Width		60	75	ns		0.8∨	2.0V	2.0V	AOUT		1
Reset Pulse Width	1	45	60	ns		2.0∨	2.0V	2.0∨	AOUT		1
Strobe/Reset Release Time	ľ	80	1	ns			1		AOUT	(	
Toggle Rate	5	10		MHz							


#### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive NAND Logic Definition:
  - "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- 7. Not more than one output should be shorted at a time.
- Output source current is supplied through a resistor to ground.
- 9. Output sink current is supplied through a resistor to V<sub>CC</sub>.
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with a 75 ns fall-time or less.
- 13. V<sub>CC</sub> = 5.25 volts.

## AC TEST FIGURES AND WAVEFORMS

# CLOCK MODE ton/toff DELAY







INPUT PULSE: Amplitude = 2.6V P.W. = 30ns, 50% to 50%  $t_r = t_f = 5ns$ PRR = 1MHz

#### NOTE:

 t<sub>on</sub> and t<sub>off</sub> are measured from the clock input of each binary to the Q output of that binary,


# STROBED DATA ton/toff DELAY






Strobe, P.A. = 2.6V P.W. = 300 ns, 50% to 50% PRR = 1MHz t<sub>f</sub> = t<sub>f</sub> = 5ns Data, P.A. = 2.6V P.W. = 500ns, 50% to 50% PRR = 500KHz t<sub>r</sub> = ||f = 5ns


# AC TEST FIGURES AND WAVEFORMS (Cont'd)



## AC TEST FIGURES AND WAVEFORMS (Cont'd)



## AC TEST FIGURES AND WAVEFORMS (Cont'd)



#### NOTES:

- 1. All resistor values are in ohms.
- 2. All capacitance values are in picofarads and include jig and probe capacitance.
- 3. All diodes are 1N916.