## DIVIDE-BY-TWELVE COUNTER/STORAGE ELEMENT

## DESCRIPTION

The 8288 Divide by Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.

The 8288 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or " 0 " at a data input will be transferred to the associated output when the strobe input is put at a " 0 " level. For additional flexibility, the 8288 is provided with a common reset. A " 0 " on the reset line produces " 0 " at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock. The 8288 is compatible with all Signetics 8000 series elements.

## DIGITAL 8000 SERIES TTL/MSI

## TRUTH TABLE*

| OUTPUT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Count | D | C | B | A |  |
| 0 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 0 | 1 |  |
| 2 | 0 | 0 | 1 | 0 |  |
| 3 | 0 | 0 | 1 | 1 |  |
| 4 | 0 | 1 | 0 | 0 |  |
| 5 | 0 | 1 | 0 | 1 |  |
| 6 | 0 | 1 | 1 | 0 |  |
| 7 | 0 | 1 | 1 | 1 |  |
| 8 | 1 | 0 | 0 | 0 |  |
| 9 | 1 | 0 | 0 | 1 |  |
| 10 | 1 | 0 | 1 | 0 |  |
| 11 | 1 | 0 | 1 | 1 |  |

*Connected for Divide-by-Twelve operation (output A connected to CP2)

LOGIC DIAGRAM


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | DATA STROBE | DATA INPUTS | RESET | CLOCK <br> 1 | $\begin{gathered} \text { CLOCK } \\ 2 \end{gathered}$ | OUTPUTS |  |
| "'1' Output Voltage | 2.6 | 3.5 |  | V | 0.8 V | 2.0 V | 2.0 V |  | Output A | $800 \mu \mathrm{~A}$ | 6, 7 |
| "0'" Output Voltage |  |  | 0.4V | V | 0.8 V | 0.8 V | 0.8 V |  | Output A | 16 mA | 6, 8 |
| - ${ }^{\prime \prime}$ " Input Current |  |  |  |  |  |  |  |  |  |  |  |
| Data Strobe | -0.1 |  | -1.6 | mA | 0.4 V |  | 5.25 V |  |  |  |  |
| Data Inputs | -0.1 |  | -1.2 | mA |  | 0.4V |  |  |  |  |  |
| Reset | -0.1 |  | -3.2 | mA | 5.25V |  | 0.4V |  |  |  |  |
| Clock 1 | -0.1 |  | -3.2 | mA |  |  |  | 0.4 V |  |  |  |
| Clock 2 | -0.1 |  | -1.6 | mA |  |  |  |  | 0.4 V |  |  |
| "1" Input Current |  |  |  |  |  |  |  |  |  |  |  |
| Data Strobe |  |  | 40 | $\mu \mathrm{A}$ | 4.5 V |  | OV |  |  |  |  |
| Data Input |  |  | 40 | $\mu \mathrm{A}$ |  | 4.5 V |  |  |  |  |  |
| Reset |  |  | 80 | $\mu \mathrm{A}$ |  |  | 4.5 V |  |  |  |  |
| Clock 1 |  |  | 80 | $\mu \mathrm{A}$ |  |  |  | 4.5 V |  |  |  |
| Clock 2 |  |  | 80 | $\mu \mathrm{A}$ |  |  |  |  | 4.5 V |  |  |
| Power/Current Consumption |  | 184/35 | 236/45 | $\mathrm{mW} / \mathrm{mA}$ |  |  | OV | OV | OV |  | 11 |
| Input Voltage Rating |  |  |  |  |  |  |  |  |  |  |  |
| Data Strobe | 5.5 |  |  | V | 10 mA |  |  |  |  |  |  |
| Data Inputs | 5.5 |  |  | V |  | 10 mA |  |  |  |  |  |
| Reset | 5.5 |  |  | $V$ |  |  | 10 mA |  |  |  |  |
| Output Short Circuit Current | -10 |  | -60 | mA | OV |  |  |  |  | OV |  |

$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | DATA STROBE | DATA INPUTS | RESET | $\begin{gathered} \text { CLOCK } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { CLOCK } \\ 2 \end{gathered}$ | OUTPUTS |  |
| Clock Mode ton Delay Bit A, B, C, D |  | 15 | 25 | ns |  |  |  |  |  |  | 9 |
| Clock Mode toff Delay Bit A, B, C, D |  | 15 | 25 | ns |  |  |  |  |  |  | 9 |
| Data/Strobe ton Delay Bit A, B, C, D |  | 20 | 35 | ns |  |  |  |  |  |  | 9 |
| Data/Strobe $t_{\text {off }}$ Delay Bit A, B, C, D | - | 25 | 40 | ns |  |  |  |  |  |  | 9 |
| Toggle Rate | 20 | 25 |  | MHz |  |  |  |  |  |  | 9 |
| Strobe Hold Time |  | 25 | 35 | ns |  | 0.8 V | 2.0 V | 2.0 V | Output A |  |  |
| Reset Hold Time |  | 20 | 35 | ns | 2.0 V | 0.8 V |  | 2.0 V | Output A |  |  |
| Strobe Release Time |  | 30 | 40 |  |  |  |  |  |  |  |  |
| Reset Release Ti me |  | 50 | 75 | ns |  |  |  |  |  |  |  |

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition:
"UP" Level $=" 1 "$ " "DOWN" Level $=" 0 "$
5. Precautionary measures should be taken to ensure current
limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each output and the associated data input independently.
Output source current is supplied through a resistor to ground. Output sink current is supplied through a resistor to $V_{C C}$. Refer to AC Test Figures.
Manufacturer reserves the right to make design and process changes and improvements.
7. $V_{C C}=5.25$ volts.

## SCHEMATIC DIAGRAM

## 8288 BASIC BINARY



## AC TEST FIGURES AND WAVEFORMS




INPUT PULSE:
Amplitude $=3.4 \mathrm{~V}$
${ }^{t_{A}}=100 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{r}}=20 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{B}}=300 \mathrm{~ns}$

## CLOCK MODE $\mathrm{t}_{\mathrm{on}} / \mathrm{t}_{\text {off }}$ DELAY



1. $t_{o n}$ and $t_{\text {off }}$ are measured from the clock input of each binary to the Q output of that binary.
2. Each Q output will be loaded with the following load circuit:

INPUT PULSE:
Amplitude $=2.6 \mathrm{~V}$
P.W. = 30ns
$t_{r}=t_{f}=5 n s$

## AC TEST FIGURES AND WAVEFORMS (Cont'd)



## STROBE HOLD TIME



A With all outputs initially "0", output shall have a " 0 " to " 1 " transition.
B With all outputs initially "1", outputs shall have a "1" to " 0 " transition.

Amplitude $=2.6 \mathrm{~V}$ (from Pulse Generator) $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathbf{f}}=50 \mathrm{~ns}$

AC TEST FIGURES AND WAVEFORMS (Cont'd)


INPUT PULSE:
Amplitude $=2.6 \mathrm{~V}$
$t_{r}=t_{f}=5 n s$ max.
Note: Outputs must be previously brought high by placing a " 0 " on the $D$ strobe input. A pulse generator may be substituted for the switch.

## STROBE/RESET RELEASE TIME



Clock, Strobe/Reset Amplitude $=2.6 \mathrm{~V}$
$t_{r}=t_{f}=5 n s$ max. PRR $=1 \mathrm{MHz} 50 \%$ Duty Cycle.

## NOTES

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{ac}}=25 \mathrm{~m} \mathrm{~V}_{\mathrm{rms}}$
3. All diodes are 1N916.
