

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Up/Down Counter is a monolithic MSI circuit containing gates and binaries interconnected to provide a bi-directional divide-by-ten (decade) or divide-by-sixteen (hexadecimal) result as a function of the clock input.

The output code of the decade up/down counter is the commonly used BCD (8421) code, and the output sequence generated is the binary equivalent of the decimal numbers 0 through 9.

The hexadecimal up/down counter provides the output sequence 0 through 15 which is presented in a weighted binary code (8421).


Set and Reset on the binary elements provide asynchronous entry with respect to the clock line, causing a count of "0" or "15" (8284) or of "0" or "9" (8285), and also inhibit propagation of count enable data.

Entry and propagation of data is performed in a synchronous manner with the clock line, which is active on its negative going excursion. The input from a previous stage or other source is channeled through "Carry In" and its propagation can be inhibited by the "Count Enable" line. "Carry In" and "Count Enable" input duality gives added flexibility in multiple package cascading applications.

Direction of the counter is steered from a single line (Up/Down), where a "0" level will cause a "down" count and a "1" level will accomplish an "up" count.

All Q outputs of the four binaries are brought to the outside world, together with the \bar{Q} output of the most significant binary (Q4) and the Carry Out.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS	
"1" Output Voltage Q ₁ , Q ₄ , Carry Out	2.6			V	0.8V	2.0V	2.0V			2.0V	-800μA	
Q ₂ , Q ₃ , (8284)												
Q ₂ , Q ₃ (8285)	2.6			V	Pulse		0.8V				-800μA	
Q ₄	2.6			V	2.0V	0.8V					-800μA	
"0" Output Voltage Q ₁ , Q ₂ , Q ₃ , Q ₄ and Carry Out												
\bar{Q}_4			0.4	V	2.0V	0.8V				0.8V	9.6mA	
			0.4	V	0.8V	2.0V					9.6mA	
"1" Input Current Carry In			120	μA	Pulse		5.0V			4.5V		
Set			200	μA	4.5V	Pulse						
Reset			40	μA	Pulse	4.5V						
Count Enable			40	μA				4.5V				
Clock and Up/Down			40	μA			4.5V		4.5V			
"0" Input Current Carry In			3.2	mA	Pulse		0V			0.4V		
Set			6.4	mA	0.4V							
Reset			6.4	mA		0.4V						
Count Enable			1.6	mA				0.4V				
Clock			1.6	mA					0.4V			
Up/Down			1.6	mA			0.4V					
Input Latch Voltage Carry In	5.5			V		0V	5.0V	0V		10mA		
Reset	5.5			V		10mA		0V		0V		
Set	5.5			V	10mA			0V		0V		
Count Enable	5.5			V	0V			10mA		0V		
Up/Down	5.5			V			10mA					
Output Short Circuit Current	-20		-70	mA							0V	

T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS	
Power Consumption		315	420	mW								12
Propagation Delay												
t _{on} Clock to Q ₄ & \bar{Q}_4		32	45	ns								7
t _{on} Clock to Q ₁ , Q ₂ , Q ₃		28	40	ns								7
t _{off} Clock to Q _n , \bar{Q}_n		25	35	ns								7
t _{on} Reset to Q _n		24	35	ns								7
t _{off} Set to Q _n		15	25	ns								7
t _{on} Reset to \bar{Q}_n		32	45	ns								7
t _{on} Carry In to Carry Out		15	25	ns								7
t _{off} Carry In to Carry Out		20	30	ns								7
Clock Min. "1" Interval	20	15		ns								7
Count Rate	20	30		MHz								
Carry In, Count Enable, & Up/Down Set-Up Time		15	25	ns								
Carry In, Count Enable & Up/Down Hold Time		0	2	ns								
Set/Reset Pulse Width		20	25	ns								

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Output source current is supplied through a resistor to ground.
6. Output sink current is supplied through a resistor to V_{CC} .
7. Refer to AC Test Figure.
8. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Connect Q_4 to count enable, set the counter (1001), and count down. The counter will halt at BCD-7 (0111).
11. Pulse is normally at +4.0 volts, falling to 0 volts for at least 100 nsec.
12. $V_{CC} = 5.25$ volts.

AC TEST FIGURES AND WAVEFORMS

MODE OF OPERATION

8284 Binary Synchronous Up/Down Counter
8285 BCD Synchronous Up/Down Counter

	SET	RESET	CARRY IN	COUNT ENABLE	UP/DOWN	FUNCTION
A. Asynchronous	1	0	X	X	X	"0" (0 0 0 0)
8284 Only	0	1	X	X	X	"15" (1 1 1 1)
8285 Only	0	1	X	X	X	"9" (1 0 0 1)
B. Synchronous	1	1	0	X	X	Hold *
	1	1	X	0	X	Hold *
	1	1	1	1	0	"Down" Count *
	1	1	1	1	1	"Up" Count *




*Function is synchronous with NEGATIVE going transition of the Clock pin.

X = don't care.



CARRY OUT

Carry Out₈₂₈₄ = Carry In ($Q_1 Q_2 Q_3 Q_4$ UP + $\bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4$ DOWN)



Carry Out₈₂₈₅ = Carry In ($Q_1 Q_4$ UP + $\bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4$ DOWN)

CLOCK MODE (t_{on} AND t_{off})

AC TEST FIGURES AND WAVEFORMS (Cont'd)

SET/RESET MODE (t_{on} and t_{off})

Pulse A and B
Pulse amplitude = 2.6V
Pulse width (0) = 25ns
Frequency = 5MHz
 $t_r = t_f = 5\text{ns}$ at 10% to 90% points

CARRY IN/CARRY OUT (t_{on} and t_{off})

Carry in pulse
Pulse amplitude = 2.6V
Pulse width (0) = 50ns
Frequency = 10MHz
 $t_r = t_f = 5\text{ns}$ at 10% to 90% points

TYPICAL APPLICATIONS

SYNCHRONOUS EXPANSION UP/DOWN COUNTERS

