## DIGITAL 8000 SERIES TTL/MSI

## DESCRIPTION

The 8276 is a serial-in, serial-out 8 -Bit Shift Register composed of eight R-S master slave flip-flops. This shift register has input gating and an internal clock driver. In addition, a data transfer inhibit input is provided.

Data Input and Data Enable are gated through inputs $A$ and B. An internal inverter provides the complimentary inputs to the first bit of the shift register. All inputs are fully buffered. Complementary $\mathbf{Q}$ and $\overline{\mathrm{Q}}$ outputs are provided.

The internal clock driver/inverter causes the 8276 to shift data to the output on the positive edge of the input clock pulse, making the shift register compatible with the 8825 J-K Binary and the 8828 Dual D type Binary. The register is inhibited from shifting data when the Transfer Inhibit line is high. The inhibit function is achieved by preventing data transfer from master to slave sections of the register elements when the inhibit line is used.

LOGIC DIAGRAMS AND TRUTH TABLE


| $\mathbf{t}_{\mathbf{n}}$ |  | $\mathbf{t}_{\boldsymbol{n}+8}$ |
| :---: | :---: | :---: |
| A | $\mathbf{B}$ | $\mathbf{O}$ |
| (Data Enable) | (Data Input) |  |
| $\mathbf{0}$ | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

*NOTE: These functions are interchangeable. * NOTE: Transfer Inhibit prevents transfer of data from master to slave.

NOTES:
$t_{n}=$ Bit time before clock pulse.
$t_{n+8}=$ Bit time after 8 clock pulses.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | DATA INPUTS | CLOCK | TRANS. INHIBIT | OUTPUTS |  |
| "1" Output Voltage Q | 2.6 |  |  | V | 2.0 V |  | 0.8V | -800رA | 6. 10 |
| "1" Output Voltage $\overline{\mathbf{Q}}$ | 2.6 |  |  | V | 0.8 V |  | 0.8V | $-800 \mu A$ | 6. 10 |
| '0' Output Voltage Q |  |  | 0.4 | V | 0.8V |  | 0.8V | 16 mA | 7,10 |
| "0' Output Voltage $\overline{\mathbf{Q}}$ |  |  | 0.4 | V | 2.0 V |  | 0.8V | 16 mA | 7,10 |
| "0'0' Input Current |  |  |  |  |  |  |  |  |  |
| Data Input | -0.1 |  | -1.6 | mA | 0.4V |  |  |  |  |
| Clock Input | -0.1 |  | -1.6 | mA |  | 0.4 V |  |  |  |
| Inhibit Input | -0.1 |  | -1.6 | mA |  |  | 0.4V |  |  |
| "1" Input Current |  |  |  |  |  |  |  |  |  |
| Data Inputs |  |  | 40 | $\mu \mathrm{A}$ | 4.5 V |  |  |  |  |
| Clock Input |  |  | 40 | $\mu \mathrm{A}$ |  | 4.5 V |  |  |  |
| Inhibit Input |  |  | 40 | $\mu \mathrm{A}$ |  |  | 4.5V |  |  |
| Input Voltage Rating | 5.5 |  |  | V | 10 mA | 10 mA | 10 mA |  |  |

$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | DATA INPUTS | CLOCK | TRANS. INHIBIT | OUTPUTS |  |
| Power/Current Consumption |  | 205/39 | 340/65 | $\mathrm{mW} / \mathrm{mA}$ |  |  |  |  | 11 |
| Transfer Rate | 15 | 20 |  | MHz |  |  |  |  |  |
| Turn-on Delay |  |  |  |  |  |  |  |  |  |
| (Clock to Output) |  | 22 | 33 | ns |  |  |  |  | 8 |
| Turn-off Delay |  |  |  |  |  |  |  |  |  |
| (Clock to Output) |  | 22 | 33 | ns |  |  |  |  | 8 |
| Clock Pulse Width | 25 |  |  | ns |  |  |  |  |  |
| Set Up Time (Logical) |  |  |  |  |  |  |  |  |  |
| " 0 ' ${ }^{\prime \prime}$ at A or B Input | 25 |  |  | ns |  |  |  |  |  |
| Set Up Time (Logical) |  |  |  |  |  |  |  |  |  |
| "1" at A or B Input | 25 |  |  | ns |  |  |  |  |  |
| Output Short Circuit Current | -18 |  | -55 | mA |  |  |  | OV |  |

## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
8. Refer to AC Test Figure.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Clock input is driven by a 1 kHz square wave for at least 8 cycles prior to measurements.
11. $\quad V_{C C}=5.25 \mathrm{~V}$.

## AC TEST FIGURE AND WAVEFORMS



NOTES:

1. Unused input connected to 2.6 V
2. Input pulse characteristics:
3. Setup time $=25 n s$

Hold time $=$ Ons
CLOCK:
Amplitude $=3.0 \mathrm{~V}$
$t_{r}=t_{f}=5 n s \max$
PRR $=15 \mathrm{MHz}$, Pulse width $=\mathbf{2 5 n s}$ at $\mathbf{5 0 \%}$ points

INPUT:
Amplitude $=3.0 \mathrm{~V}$
$t_{r}=t_{f}=5$ ns max
PRR $=7.5 \mathrm{MHz}$
Pulse width $=\mathbf{2 5 n s}$ at $\mathbf{5 0 \%}$ points

## TYPICAL INPUT/OUTPUT WAVEFORMS



