2-INPUT, 4-BIT DIGITAL

REFER TO PAGE 15 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

## DESCRIPTION

The 8266/8267 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing familiar TTL circuit structures. The 8267 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.

The multiplexer is able to choose from two different input sources, each containing 4 bits: $A=\left(A_{0}, A_{1}, A_{2}, A_{3}\right)$, $B=\left(B_{0}, B_{1}, B_{2}, B_{3}\right)$. The selection is controlled by the input $\mathrm{S}_{0}$, while the second control input, $\mathrm{S}_{1}$, is held at zero.

For conditional complementing, the two inputs ( $A_{n}, B_{n}$ ) are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with added elements to perform ADDITION/SUBTRACTION. Further, the inhibit state $S_{0}=S_{1}=1$ can be used to facilitate transfer operations in an arithmetic section.

## LOGIC DIAGRAM



## TRUTH TABLE

| SELECT LINES |  | OUTPUTS |
| :---: | :---: | :---: |
| $S_{0}$ | $S_{1}$ | $f_{n}(0,1,2,3)$ |
| 0 | 0 | $B_{n}$ |
| 0 | 1 | $B_{n}$ |
| 1 | 0 | $\bar{A}_{n}$ |
| 1 | 1 | 1 |

DIGITAL 8000 SERIES TTL/MSI

## SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | $A_{n}$ | $B_{n}$ | $\mathbf{S}_{0}$ | $\mathrm{S}_{1}$ | OUTPUTS |  |
| Propagation Delay (8266) |  |  |  |  |  |  |  |  |  |  |
| $S_{0}$ to $f_{n}$ (short path) |  | 18 | 28 | ns |  |  |  |  |  | 9 |
| $S_{0}$ to $f_{n}$ (long path) |  | 20 | 30 | ns |  |  |  |  |  | 9 |
| $A_{n}$ to $f_{n}$ |  | 13 | 25 | ns |  |  |  |  |  | 9 |
| $B_{n}, S_{1}$ to $f_{n}$ |  | 14 | 25 | ns |  |  |  |  |  | 9 |
| Propagation Delay (8267) |  |  |  |  |  |  |  |  |  |  |
| $S_{0}$ to $f_{n}$ |  | 27 | 36 | ns |  |  |  |  |  | 9 |
| $A_{n}$ to $f_{n}$ |  | 15 | 25 | ns |  |  |  |  |  | 9 |
| $B_{n}, S_{1}$ to $f_{n}$ |  | 21 | 28 | ns |  |  |  |  |  | 9 |
| $S_{0}$ to $f_{n}$ (short path) |  | 18 | 28 | ns |  |  |  |  |  | 9 |
| Power/Current Consumption |  | $\begin{aligned} & 200 / \\ & 38.1 \end{aligned}$ | $\begin{aligned} & 275 / \\ & 52.4 \end{aligned}$ | $\begin{gathered} \mathrm{mW} / \\ \mathrm{mA} \end{gathered}$ | 4.5V | OV | 4.5 V | OV |  | 13 |

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND logic definition:
"UP" Level $=" 1 ", " D O W N " L e v e l=" 0 "$.
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
9. Refer to $A C$ Test Figure.
10. Connect an external $1 \mathrm{k} \pm 1 \%$ resistor from $\mathrm{V}_{\mathrm{CC}}$ to the output for this test.
11. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
12. Manufacturer reserves the right to make design and process changes and improvements.
13. $V_{C C}=5.25$ volts.

## AC TEST FIGURE AND WAVEFORMS



|  | 8266 | 8267 |
| :--- | :---: | :---: |
| $R_{1}$ | $\infty$ | $330 \Omega$ |
| $R_{2}$ | $84.5 \Omega$ | $470 \Omega$ |

## NON-INVERTING PATHS



## INVERTING PATHS



TYPICAL APPLICATIONS


The 8266 can be used in conjunction with the 8260 (Look-Ahead Carry Adder) to form an adder-subtractor.

