## DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

DIGITAL 8000 SERIES TTL/MSI
LOGIC DIAGRAM


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  | OUTPUTS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | DRIVEN INPUTS |  | OTHER INPUTS |  |  |  |
|  | MIN. | TYP. | MAX. | UNITS | G,A,B | P | G,A,B | P |  |  |
| "1" Output Voltage | 2.6 | 3.5 |  | $v$ | 2.0 V |  |  |  | $-800 \mu \mathrm{~A}$ | 6 |
| "0" Output Voltage |  |  | 0.4 | V | 0.8 V |  | 4.75V | 4.75 V | 9.6 mA | 7 |
| "1" Input Current |  |  |  |  |  |  |  |  |  |  |
| G Input |  |  | 40 | $\mu \mathrm{A}$ | 4.5V |  | $A=0 V$ |  |  |  |
| $A$ and $B$ Inputs |  |  | 40 | $\mu \mathrm{A}$ | 4.5 V |  | $\mathrm{G}_{1}=0 \mathrm{~V}$ |  |  |  |
| $P_{1}$ Input |  |  | 40 | $\mu \mathrm{A}$ |  | 4.5 V |  | OV |  |  |
| $\mathrm{P}_{2}$ Input |  |  | 80 | $\mu \mathrm{A}$ |  | 4.5 V |  | OV |  |  |
| $\mathrm{P}_{3}$ Input |  |  | 120 | $\mu \mathrm{A}$ |  | 4.5 V |  | OV |  |  |
| $\mathrm{P}_{4}$ and $\mathrm{P}_{5}$ Inputs |  |  | 160 | $\mu \mathrm{A}$ |  | 4.5 V |  | OV |  |  |
| "0' Input Current |  |  |  |  |  |  |  |  |  |  |
| G, A and B |  |  | -1.6 | mA | 0.4V |  |  | 5.25V |  |  |
| $\mathrm{P}_{1}$ Input |  |  | -1.6 | mA |  | 0.4V | OV. | 5.25 V |  |  |
| $\mathrm{P}_{2}$ Input |  |  | -3.2 | mA |  | 0.4 V | OV | 5.25V |  |  |
| $\mathrm{P}_{3}$ Input |  |  | -4.8 | mA |  | 0.4 V | OV | 5.25 V |  |  |
| $P_{4}$ and $P_{5}$ Inputs |  |  | -6.4 | mA |  | 0.4V | OV | 5.25 V |  |  |
| Power/Current Consumption |  | 115/22 | 158/30 | mW/mA |  |  | 5.25 V | OV |  | 10 |
| Input Voltage Rating | 5.5 |  |  | $\checkmark$ | 10 mA | 10 mA | OV | OV |  |  |

$\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=\mathbf{5 . 0 V}$

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  | OUTPUTS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | DRIVEN INPUTS |  | OTHER INPUTS |  |  |  |
|  | MIN. | TYP. | MAX. | UNITS | ©,A,B | P | G,A,B | P |  |  |
| Turn-on Delay, $t_{n}$ $G$ to $C_{E}$ |  | 16 | 25 | ns |  |  |  |  |  | 8 |
| $P$ to $C_{E}$ |  | 13 | 25 | ns |  |  |  |  |  | 8 |
| Turn-off Delay, $t_{\text {off }}$ G to $\mathrm{C}_{\mathrm{E}}$ |  | 16 | 23 | ns |  |  |  |  |  | 8 |
| $P$ to $C_{E}$ |  | 9 | 15 | ns |  |  |  |  |  | 8 |
| Output Short Circuit Current | -20 |  | -70 | mA | 5.0 V | OV |  |  | OV | 10 |

NOTES:

1. All voltage and current measuremente are referenced to the ground terminal. Input terminale not apecifically referenced are tled to $\mathrm{V}_{\mathrm{Cc}}$.
2. All measurements are taken with ground pin tied to zero volte.
3. Positive current flow le defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward blased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current la supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
8. Refer to AC Test Figure.
9. Input " 0 " thresholds for $P_{1}$ through $P_{5}$ inputs are guaranteed to be 0.7 volts.
10. $\quad V_{\mathrm{CC}}=5.25 \mathrm{~V}$.

## SCHEMATIC DIAGRAM



AC TEST FIGURE AND WAVEFORMS


NOTES:
A. Position 1 on all switches provides a logical "1". Position 2 on all switches provides a logical " 0 " when input signal is not present.
B. All measurements are made at $1 . \overline{\mathrm{E}}$ volts level.


## TYPICAL APPLICATION



16 BIT, $T_{A}=42 \mathrm{~ns}$, typical Fast Adder System (5 packages)

- Tied to $V_{C C}$ if not-true inputs are used, otherwise to ground. Unused 8261 pins should be tled to $V_{C C}$

