54F299,74F299

54F299 Octal Universal Shift/Storage Register with Common Parallel I/O Pins

National **S**emiconductor

May 1995

54F/74F299 Octal Universal Shift/Storage Register with Common Parallel I/O Pins

General Description

The 'F299 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs, Q_0–Q_7, are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

Features

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- TRI-STATE outputs for bus-oriented applications
- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F299PC		N20A	20-Lead (0.300″ Wide) Molded Dual-In-Line
	54F299DM (Note 2)	J20A	20-Lead Ceramic Dual-In-Line
74F299SC (Note 1)		M20B	20-Lead (0.300″ Wide) Molded Small Outline, JEDEC
74F299SJ (Note 1)		M20D	20-Lead (0.300″ Wide) Molded Small Outline, EIAJ
	54F299FM (Note 2)	W20A	20-Lead Cerpack
	54F299LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

**Note 1:** Devices also available in 13″ reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols

TL/F/9515-1

IEEE/IEC

TL/F/9515-4

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Connection Diagrams

Pin Assignment
for DIP, SOIC and Flatpak

```
S₀   —1        20—  V_CC
OE₁  —2        19—  S₁
OE₂  —3        18—  DS₇
I/O₆ —4        17—  Q₇
I/O₄ —5        16—  I/O₇
I/O₂ —6        15—  I/O₅
I/O₀ —7        14—  I/O₃
Q₀   —8        13—  I/O₁
MR   —9        12—  CP
GND  —10       11—  DS₀
```

TL/F/9515–2

Pin Assignment
for LCC

```
        Q₀ I/O₀ I/O₂ I/O₄ I/O₆
         8   7   6   5   4

MR   [9]                    [3] OE₂
GND  [10]                   [2] OE₁
DS₀  [11]                   [1] S₀
CP   [12]                   [20] V_CC
I/O₁ [13]                   [19] S₁

        14  15  16  17  18
      I/O₃ I/O₅ I/O₇ Q₇ DS₇
```

TL/F/9515–3

Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA
DS₀	Serial Data Input for Right Shift	1.0/1.0	20 µA/−0.6 mA
DS₇	Serial Data Input for Left Shift	1.0/1.0	20 µA/−0.6 mA
S₀, S₁	Mode Select Inputs	1.0/2.0	20 µA/−1.2 mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
OE₁, OE₂	TRI-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 µA/−0.6 mA
I/O₀–I/O₇	Parallel Data Inputs or	3.5/1.083	70 µA/−0.65 mA
	TRI-STATE Parallel Outputs	150/40(33.3)	−3 mA/24 mA (20 mA)
Q₀, Q₇	Serial Outputs	50/33.3	−1 mA/20 mA

Functional Description

The 'F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1, as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{MR}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{OE}_1$ or $\overline{OE}_2$ disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The TRI-STATE outputs are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

Mode Select Table

Inputs				Response
$\overline{MR}$	S_1	S_0	CP	
L	X	X	X	Asynchronous Reset; Q_0–Q_7 = LOW
H	H	H	╱	Parallel Load; $I/O_n \rightarrow Q_n$
H	L	H	╱	Shift Right; $DS_0 \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc.
H	H	L	╱	Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
H	L	L	X	Hold

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
╱ = LOW-to-HIGH Clock Transition

2

Logic Diagram

TL/F/9515-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

3

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	$-65°C$ to $+150°C$
Ambient Temperature under Bias	$-55°C$ to $+125°C$
Junction Temperature under Bias	$-55°C$ to $+175°C$
Plastic	$-55°C$ to $+150°C$
V_{CC} Pin Potential to Ground Pin	$-0.5V$ to $+7.0V$
Input Voltage (Note 2)	$-0.5V$ to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
ESD Last Passing Voltage (Min)	4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	$-0.5V$ to V_{CC}
TRI-STATE Output	$-0.5V$ to $+5.5V$
Current Applied to Output in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	$-55°C$ to $+125°C$
Commercial	$0°C$ to $+70°C$
Supply Voltage	
Military	$+4.5V$ to $+5.5V$
Commercial	$+4.5V$ to $+5.5V$

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V_{CC}	Conditions
			Min	Typ	Max			
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18$ mA
V_{OH}	Output HIGH Voltage	54F 10% V_{CC}	2.5			V	Min	$I_{OH} = -1$ mA (Q_0, Q_7, I/O_n)
		54F 10% V_{CC}	2.4					$I_{OH} = -3$ mA (I/O_n)
		74F 10% V_{CC}	2.5					$I_{OH} = -1$ mA (Q_0, Q_7, I/O_n)
		74F 10% V_{CC}	2.4					$I_{OH} = -3$ mA (I/O_n)
		74F 5% V_{CC}	2.7					$I_{OH} = -1$ mA (Q_0, Q_7, I/O_n)
		74F 5% V_{CC}	2.7					$I_{OH} = -3$ mA (I/O_n)
V_{OL}	Output LOW Voltage	54 10% V_{CC}			0.5	V	Min	$I_{OL} = 20$ mA
		74 10% V_{CC}			0.5			$I_{OL} = 20$ mA (Q_0, Q_7)
		74 10% V_{CC}			0.5			$I_{OL} = 24$ mA (I/O_n)
I_{IH}	Input HIGH Current	54F			20.0	μA	Max	$V_{IN} = 2.7V$ (CP, DS_0, DS_7, S_0, S_1, $\overline{MR}$, $\overline{OE}_1$, $\overline{OE}_2$)
		74F			5.0			
I_{BVI}	Input HIGH Current Breakdown Test	54F			100	μA	Max	$V_{IN} = 7.0V$ (CP, DS_0, DS_7, S_0, S_1, $\overline{MR}$, $\overline{OE}_1$, $\overline{OE}_2$)
		74F			7.0			
I_{BVIT}	Input HIGH Current Breakdown Test (I/O)	54F			1.0	mA	Max	$V_{IN} = 5.5V$ (I/O_n)
		74F			0.5			
I_{CEX}	Output HIGH Leakage Current	54F			250	μA	Max	$V_{OUT} = V_{CC}$
		74F			50			
V_{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9\ \mu$A, All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current	74F			3.75	μA	0.0	$V_{IOD} = 150$ mV, All Other Pins Grounded
I_{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$ (CP, DS_0, DS_7, $\overline{MR}$, $\overline{OE}_1$, $\overline{OE}_2$)
					-1.2			$V_{IN} = 0.5V$ (S_0, S_1)
$I_{IH} + I_{OZH}$	Output Leakage Current				70	μA	Max	$V_{I/O} = 2.7V$ (I/O_n)
$I_{IL} + I_{OZL}$	Output Leakage Current				-650	μA	Max	$V_{I/O} = 0.5V$ (I/O_n)
I_{OS}	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I_{ZZ}	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = 5.25V$
I_{CCH}	Power Supply Current			68	95	mA	Max	$V_O = $ HIGH
I_{CCL}	Power Supply Current			68	95	mA	Max	$V_O = $ LOW
I_{CCZ}	Power Supply Current			68	95	mA	Max	$V_O = $ HIGH Z

4

AC Electrical Characteristics

Symbol	Parameter	74F $T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF			54F $T_A, V_{CC} = $ Mil $C_L = 50$ pF		74F $T_A, V_{CC} = $ Com $C_L = 50$ pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
f_{max}	Maximum Input Frequency	70	100		85		70		MHz
t_{PLH} t_{PHL}	Propagation Delay CP to Q_0 or Q_7	4.0 4.5	7.0 6.5	8.0 8.0	4.0 4.5	9.0 9.5	4.0 4.5	8.5 8.5	ns
t_{PLH} t_{PHL}	Propagation Delay CP to I/O_n	3.5 4.0	7.0 8.5	9.0 9.0	3.5 4.0	10.0 11.0	3.5 4.0	10.0 10.0	
t_{PHL}	Propagation Delay $\overline{MR}$ to Q_0 or Q_7	5.5	7.5	9.5	5.5	12.5	5.5	10.5	ns
t_{PHL}	Propagation Delay $\overline{MR}$ to I/O_n	5.5	11.0	10.0	5.5	12.0	5.5	10.5	
t_{PZH} t_{PZL}	Output Enable Time $\overline{OE}$ to I/O_n	3.5 4.0	6.0 7.0	8.0 10.0	3.0 4.0	9.5 13.0	3.5 4.0	9.0 11.0	ns
t_{PHZ} t_{PLZ}	Output Disable Time $\overline{OE}$ to I/O_n	2.0 1.0	4.5 4.0	6.0 5.5	1.5 1.0	7.0 6.5	2.0 1.0	7.0 6.5	
t_{PZH} t_{PZL}	Output Enable Time S_n to I/O_n	3.5 4.0		9.0 10.0	3.0 4.0	10.5 13.0	3.5 4.0	10.0 11.0	ns
t_{PHZ} t_{PLZ}	Output Disable Time S_n to I/O_n	2.5 1.5		6.0 5.5	1.5 1.0	7.0 6.5	2.5 1.5	7.0 6.5	ns

AC Operating Requirements

Symbol	Parameter	74F $T_A = +25°C$ $V_{CC} = +5.0V$		54F $T_A, V_{CC} = $ Mil		74F $T_A, V_{CC} = $ Com		Units
		Min	Max	Min	Max	Min	Max	
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW S_0 or S_1 to CP	8.5 8.5		10.0 7.5		8.5 8.5		ns
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW S_0 or S_1 to CP	0 0		0 0		0 0		
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW I/O_n, DS_0 or DS_7 to CP	5.0 5.0		5.0 5.0		5.0 5.0		ns
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW I/O_n, DS_0 or DS_7 to CP	2.0 2.0		2.0 2.0		2.0 2.0		
$t_w(H)$ $t_w(L)$	CP Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns
$t_w(L)$	$\overline{MR}$ Pulse Width, LOW	5.0		6.0		5.0		ns
t_{rec}	Recovery Time, $\overline{MR}$ to CP	7.0		12.0		7.0		ns

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

74F 299 S C X

Temperature Range Family
74F = Commercial
54F = Military

Device Type

Package Code
P = Plastic DIP
D = Ceramic DIP
S = Small Outline SOIC JEDEC
SJ = Small Outline SOIC EIAJ
F = Flatpak
L = Leadless Chip Carrier (LCC)

Special Variations
QB = Military grade device with environmental and burn-in processing
X = Devices shipped in 13″ reel

Temperature Range
C = Commercial (0°C to +70°C)
M = Military (−55°C to +125°C)

Physical Dimensions inches (millimeters)

0.350 ± 0.008
(8.890 ± 0.203)

Top View

0.063 − 0.075
(1.600 − 1.905)

DETAIL A

Side View

0.200 ± 0.005
(5.080 ± 0.127)
TYP

45° × 0.015 ± 0.010
(0.381 ± 0.254)

0.015
(0.381)
MIN TYP

0.007 − 0.011
(0.178 − 0.279)
R TYP

0.077 − 0.093
(1.959 − 2.362)

PIN #1 INDEX

0.022 − 0.028
(0.559 − 0.711)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

0.067 − 0.083
(1.702 − 2.108)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

45° × 0.040 ± 0.010
(1.016 ± 0.254)
3 PLCS

Bottom View

0.003
(0.076)
MIN TYP

0.015
(0.381)
MAX TYP

0.022
(0.559)
MAX TYP

0.006
(0.152)
MIN TYP

Detail A

E20A (REV D)

20-Lead Ceramic Leadless Chip Carrier (L)
NS Package Number E20A

0.985
(25.019)
MAX

0.025
(0.635)
RAD

20 19 18 17 16 15 14 13 12 11

0.220 − 0.310
(5.588 − 7.874)

1 2 3 4 5 6 7 8 9 10

0.005 − 0.020
(0.127 − 0.508)
RAD TYP

0.037 ± 0.005
(0.940 ± 0.127)

0.005
(0.127)
MIN

0.055 ± 0.005
(1.397 ± 0.127)

0.020 − 0.060
(0.508 − 1.524)

GLASS SEALANT

0.180
(4.572)
MAX

0.290 − 0.320
(7.366 − 8.128)

0.200
(5.080)
MAX

86° 94°

0.150
(3.810)
MIN

0.125 − 0.200
(3.175 − 5.080)

95° ± 5°

0.008 − 0.012
(0.203 − 0.305)

0.060
(1.524)
MAX
BOTH ENDS

0.018 ± 0.003
(0.457 ± 0.076)

0.310 − 0.410
(7.874 − 10.41)

0.100 ± 0.010
(2.540 ± 0.254)

J20A (REV M)

20-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J20A

0.496 − 0.512
(12.598 − 13.005)

20 19 18 17 16 15 14 13 12 11

0.394 − 0.419
(10.008 − 10.643)

LEAD NO. 1
IDENT

1 2 3 4 5 6 7 8 9 10

30° TYP

0.010
(0.254) MAX

0.291 − 0.299
(7.391 − 7.595)

0.010 − 0.029
(0.254 − 0.737) × 45°

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

8° MAX TYP
ALL LEADS

SEATING
PLANE

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.014
(0.356)

0.050
(1.270)
TYP

0.014 − 0.020
(0.356 − 0.508) TYP

0.008 TYP
(0.203)

M20B (REV F)

20-Lead (0.300″ Wide) Molded Small Outline Package, JEDEC (S)
NS Package Number M20B

Physical Dimensions inches (millimeters) (Continued)

DETAIL F

0°–8°

0.016 – 0.031
(0.406 – 0.787)

0.492 – 0.500
(12.50 – 12.70)

0.295 – 0.319
(7.493 – 8.103)

0.205 – 0.213
(5.207 – 5.410)

0.006 – 0.010
(0.152 – 0.254)

0.049 REF
(1.245)

SEE DETAIL F

0.071 REF
(1.803)

0.067 – 0.083
(1.702 – 2.108)

SEATING PLANE

0.050
(1.270)

0.014 – 0.020
(0.356 – 0.508)

0.000 – 0.010
(0.000 – 0.254)

M20D (REV A)

20-Lead (0.300″ Wide) Molded Small Outline Package, EIAJ (SJ)
NS Package Number MD20D

0.092 × 0.030
(2.337 × 0.762)
MAX DP

1.013 – 1.040
(25.73 – 26.42)

PIN NO. 1 IDENT

OPTION 1

0.260 ±0.005
(6.604 ±0.127)

0.032 ±0.005
(0.813 ±0.127)
RAD

PIN NO. 1 IDENT

OPTION 2

0.280
(7.112)
MIN

0.300 – 0.320
(7.620 – 8.128)

0.065
(1.651)

95° ±5°

0.009 – 0.015
(0.229 – 0.381)
TYP

0.060 ±0.005
(1.524 ±0.127)

0.325 +0.040
       −0.015
(8.255 +1.016
        −0.381)

0.090
(2.286)

0.060 NOM
(1.524)
TYP

0.040
(1.016)
TYP

OPTION 2
4° (4X)

0.100 ±0.010
(2.540 ±0.254)

0.018 ±0.003
(0.457 ±0.076)

90° ±0.004°

0.130 0.005
(3.302 0.127)

0.145 – 0.200
(3.683 – 5.080)

0.020
(0.508)

0.125 – 0.140
(3.175 – 3.556)
MIN

N20A (REV G)

20-Lead (0.300″ Wide) Molded Dual-In-Line Package (P)
NS Package Number N20A

8

Physical Dimensions inches (millimeters) (Continued)

```
0.090
0.060

    0.040
    0.030
    TYP



    0.006
    0.004
    TYP
```

```
                    0.540 MAX
0.050 ± 0.005                    0.005 MIN TYP
TYP          20              11

                                0.370
                                0.250

0.285 MAX                       0.270
GLASS                           0.260

                                0.370
DETAIL A                        0.250

PIN #1
IDENT        1          10

0.019 TYP      0.045 MAX
0.015          TYP
```

```
        1


                0.012
                0.008

        DETAIL A

W20A (REV E)
```

20-Lead Cerpack
NS Package Number W20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IMPORTANT NOTICE